{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,28]],"date-time":"2024-05-28T01:29:27Z","timestamp":1716859767364},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2010,5,27]],"date-time":"2010-05-27T00:00:00Z","timestamp":1274918400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1007\/s11265-010-0498-1","type":"journal-article","created":{"date-parts":[[2010,5,26]],"date-time":"2010-05-26T13:06:38Z","timestamp":1274879198000},"page":"351-359","source":"Crossref","is-referenced-by-count":4,"title":["A ROM-less DDFS Based on a Parabolic Polynomial Interpolation Method with an Offset"],"prefix":"10.1007","volume":"64","author":[{"given":"Chua-Chin","family":"Wang","sequence":"first","affiliation":[]},{"given":"Chia-Hao","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Chia-Chuan","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jian-Ming","family":"Huang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,5,27]]},"reference":[{"issue":"6","key":"498_CR1","first-page":"949","volume":"E87-C","author":"S Dosho","year":"2004","unstructured":"Dosho, S., Yanagisawa, N., & Toyama, M. (2004). A design of compact PLL with adaptive active loop filter circuit. IEICE Transactions on Electronics, E87-C(6), 949\u2013955.","journal-title":"IEICE Transactions on Electronics"},{"issue":"206","key":"498_CR2","first-page":"93","volume":"106","author":"S Dosho","year":"2007","unstructured":"Dosho, S., Yanagisawa, N., Sogawa, K., Yamada, Y., & Morie, T. (2007). An ultra-wide range digitally adaptive control phase locked loop with new 3-phase switched capacitor loop filter. IEICE Transactions on Electronics, 106(206), 93\u201398.","journal-title":"IEICE Transactions on Electronics"},{"issue":"4","key":"498_CR3","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1049\/iet-cds:20060029","volume":"1","author":"M Kesoulis","year":"2007","unstructured":"Kesoulis, M., Soudris, D., Koukourlis, C., & Thanailakis, A. (2007). Systematic methodology for designing low power direct digital frequency synthesizers. IET Circuits, Devices & Systems, 1(4), 293\u2013304.","journal-title":"IET Circuits, Devices & Systems"},{"key":"498_CR4","doi-asserted-by":"crossref","unstructured":"Ashrafi, A., & Adhami, R. (2005). A direct digital frequency synthesizer utilizing quasi-linear interpolation method. In Proc. of 37th IEEE southeastern symposium on system theory (pp. 144\u2013148).","DOI":"10.1109\/SSST.2005.1460894"},{"key":"498_CR5","doi-asserted-by":"crossref","unstructured":"Ashrafi, A., & Adhami, R. (2006). An optimized direct digital frequency synthesizer based on even fourth order polynomial interpolation. In Proc. of 38th IEEE southeastern symposium on system theory (pp. 109\u2013113).","DOI":"10.1109\/SSST.2006.1619065"},{"key":"498_CR6","doi-asserted-by":"crossref","unstructured":"Jafari, H., Ayatollahi, A., & Mirzakuchaki, S. (2005). A low power, high SFDR, ROM-less direct digital frequency synthesize. In 2005 IEEE conf. on electron devices and solid-state circuits (pp. 50\u201354).","DOI":"10.1109\/EDSSC.2005.1635406"},{"issue":"11","key":"498_CR7","doi-asserted-by":"crossref","first-page":"2220","DOI":"10.1109\/JSSC.2005.857371","volume":"40","author":"D Caro De","year":"2005","unstructured":"De Caro, D., & Strollo, A. G. M. (2005). High-performance direct digital frequency synthesizers in 0.25 \u03bcm CMOS using dual-slope approximation. IEEE Journal of Solid-State Circuits, 40(11), 2220\u20132227.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"498_CR8","unstructured":"Song, Y., & Kim, B. (2003). A 250 MHz direct digital frequency synthesizer with delta-sigma noise shaping. In 2003 IEEE int. solid-state circuits conf. (ISSCC 2003) (Vol. 1, pp. 472\u2013509)."},{"key":"498_CR9","doi-asserted-by":"crossref","unstructured":"Nicholas, H. T., & Samueli, H. (1987). An analysis of the output spectrum of direct digital frequency synthesizers in the presence of phase-accumulator truncation. In 41st annual frequency control symposium (pp. 495\u2013502).","DOI":"10.1109\/FREQ.1987.201068"},{"key":"498_CR10","unstructured":"Yu, X., Dai, F. F., Shi, Y., & Zhu, R. (2005). 2 GHz 8-bit CMOS ROM-less direct digital frequency synthesizer. In IEEE inter. symp. on circuits and systems (Vol. 5, pp. 4397\u20134400)."},{"key":"498_CR11","doi-asserted-by":"crossref","unstructured":"Yi, S. C., Lee, K. T., Chen, J. J., & Lin, C. H. (2006). A low-power efficient direct digital frequency synthesizer based on new two-level lookup table. In 2006 Canadian conference on electrical and computer engineering (pp. 963\u2013966).","DOI":"10.1109\/CCECE.2006.277378"},{"issue":"4","key":"498_CR12","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1049\/iet-cds:20060029","volume":"1","author":"M Kesoulis","year":"2007","unstructured":"Kesoulis, M., Soudris, D., Koukourlis, C., & Thanailakis, A. (2007). Systematic methodology for designing low power direct digital frequency synthesizers. IET Circuits, Devices & Systems, 1(4), 293\u2013304.","journal-title":"IET Circuits, Devices & Systems"},{"key":"498_CR13","doi-asserted-by":"crossref","unstructured":"Jeng, S. S., Lin, H. C., & Wu, C. Y. (2008). DDFS design using the equi-section division method for SDR transceiver. In IEEE 19th international symposium on personal, indoor and mobile radio communications (pp. 1\u20135).","DOI":"10.1109\/PIMRC.2008.4699640"},{"issue":"4","key":"498_CR14","doi-asserted-by":"crossref","first-page":"1564","DOI":"10.1109\/TCE.2008.4711202","volume":"54","author":"X Li","year":"2008","unstructured":"Li, X., Lai, L., Lei, A., & Lai, Z. (2008). A memory-reduced direct digital frequency synthesizer for OFDM receiver systems. IEEE Transactions on Consumer Electronics, 54(4), 1564\u20131568.","journal-title":"IEEE Transactions on Consumer Electronics"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0498-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-010-0498-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0498-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:34Z","timestamp":1559391574000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-010-0498-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5,27]]},"references-count":14,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2011,9]]}},"alternative-id":["498"],"URL":"https:\/\/doi.org\/10.1007\/s11265-010-0498-1","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,5,27]]}}}