{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T02:09:34Z","timestamp":1648778974224},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2010,9,11]],"date-time":"2010-09-11T00:00:00Z","timestamp":1284163200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2012,1]]},"DOI":"10.1007\/s11265-010-0518-1","type":"journal-article","created":{"date-parts":[[2010,9,10]],"date-time":"2010-09-10T10:18:43Z","timestamp":1284113923000},"page":"57-73","source":"Crossref","is-referenced-by-count":0,"title":["An 8\u2009\u00d7\u20098 20\u00a0Gbps Reconfigurable Load Balanced TDM Switch IC for High-Speed Networking"],"prefix":"10.1007","volume":"66","author":[{"given":"Ching-Te","family":"Chiu","sequence":"first","affiliation":[]},{"given":"Yu-Hao","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Jen-Ming","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Shuo-Hung","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Min-Sheng","family":"Kao","sequence":"additional","affiliation":[]},{"given":"Hou-Cheng","family":"Tzeng","sequence":"additional","affiliation":[]},{"given":"Ming-Chang","family":"Du","sequence":"additional","affiliation":[]},{"given":"Ping-Ling","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Ming-Hao","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Fanta","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hung-Yu","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Yar-Sun","family":"Hsu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,9,11]]},"reference":[{"key":"518_CR1","doi-asserted-by":"crossref","first-page":"1347","DOI":"10.1109\/TCOM.1987.1096719","volume":"35","author":"MJ Karol","year":"1987","unstructured":"Karol, M. J., Hluchyj, M. G., & Morgan, S. P. (1987). Input versus output queueing on a space-division packet switch. IEEE Trans Commun, 35, 1347\u20131356.","journal-title":"IEEE Trans Commun"},{"key":"518_CR2","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1145\/161541.161736","volume":"11","author":"T Anderson","year":"1993","unstructured":"Anderson, T., Owicki, S., Saxe, J., & Thacker, C. (1993). High-speed switch scheduling for local-area networks. ACM Transactions on Computer Systems, 11, 319\u2013352.","journal-title":"ACM Transactions on Computer Systems"},{"key":"518_CR3","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/71.205650","volume":"4","author":"Y Tamir","year":"1993","unstructured":"Tamir, Y., & Chi, H. C. (1993). Symmetric crossbar arbiters for VLSI communication switches. IEEE Trans Parallel Distrib Syst, 4, 13\u201327.","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"518_CR4","unstructured":"McKeown, N. (1995). Scheduling algorithms for input-queued cell switches. PhD Thesis. University of California at Berkeley."},{"key":"518_CR5","doi-asserted-by":"crossref","first-page":"1260","DOI":"10.1109\/26.780463","volume":"47","author":"N McKeown","year":"1999","unstructured":"McKeown, N., Anantharam, V., & Walrand, J. (1999). Achieving 100% throughput in an input-queued switch. IEEE Trans Commun, 47, 1260\u20131267.","journal-title":"IEEE Trans Commun"},{"key":"518_CR6","first-page":"792","volume":"2","author":"A Mekkittikul","year":"1998","unstructured":"Mekkittikul, A., & McKeown, N. (1998). A practical scheduling algorithm to achieve 100% throughput in input-queued switches. Proceedings of IEEE INFOCOM, 2, 792\u2013799.","journal-title":"Proceedings of IEEE INFOCOM"},{"key":"518_CR7","first-page":"556","volume":"2","author":"J Dai","year":"2000","unstructured":"Dai, J., & Prabhakar, B. (2000). The throughput of data switches with and without speedup. Proceedings of IEEE INFOCOM, 2, 556\u2013564.","journal-title":"Proceedings of IEEE INFOCOM"},{"key":"518_CR8","first-page":"1688","volume":"3","author":"Y Li","year":"2001","unstructured":"Li, Y., Panwar, S., & Chao, H. J. (2001). On the performance of a dual round-robin switch. Proceedings of IEEE INFOCOM, 3, 1688\u20131697.","journal-title":"Proceedings of IEEE INFOCOM"},{"key":"518_CR9","first-page":"1995","volume":"3","author":"CS Chang","year":"2004","unstructured":"Chang, C. S., Lee, D. S., & Shih, Y. J. (2004). Mailbox switch: a scalable two-stage switch architecture for conflict resolution of ordered packets. Proceedings of IEEE INFOCOM, 3, 1995\u20132006.","journal-title":"Proceedings of IEEE INFOCOM"},{"key":"518_CR10","doi-asserted-by":"crossref","first-page":"611","DOI":"10.1016\/S0140-3664(01)00427-3","volume":"25","author":"CS Chang","year":"2002","unstructured":"Chang, C. S., Lee, D. S., & Jou, Y. S. (2002). Load balanced Birkhoff-von Neumann switches, part I: one-stage buffering. Comput Commun, 25, 611\u2013622.","journal-title":"Comput Commun"},{"key":"518_CR11","unstructured":"Shen, Y., Jiang, S., Panwar, S. S., & Chao, H. J. (2005). Byte-focal: a practical load balanced switch. IEEE High Performance Switching and Routing, (pp. 6\u201312)."},{"key":"518_CR12","doi-asserted-by":"crossref","unstructured":"Jaramillo, J. J., Milan, F., & Srikant, R. (2006). Padded frames: A novel algorithm for stable scheduling in load-balanced switches. Proceedings of CISS.","DOI":"10.1109\/CISS.2006.286434"},{"key":"518_CR13","first-page":"1032","volume":"2","author":"I Keslassy","year":"2002","unstructured":"Keslassy, I., & McKeown, N. (2002). Maintaining packet order in two-stage switches. Proceedings of IEEE INFOCOM, 2, 1032\u20131041.","journal-title":"Proceedings of IEEE INFOCOM"},{"key":"518_CR14","doi-asserted-by":"crossref","unstructured":"Keslassy, I., Chuang, S. T., Yu, K., Miller, D., Horowitz, M., Solgaard, O., et al. (2003). Scaling internet routers using Optics. Proceedings of ACM SIGCOMM.","DOI":"10.1145\/863955.863978"},{"key":"518_CR15","doi-asserted-by":"crossref","unstructured":"Yu, C. L., Chang, C. S., & Lee, D. S. (2007). CR switch: a load-balanced switch with contention and reservation. accepted by IEEE INFOCOM.","DOI":"10.1109\/INFCOM.2007.161"},{"key":"518_CR16","doi-asserted-by":"crossref","unstructured":"Gripp, J., Simsarian, J. E., Bernasconi, P., Le Grange, J. D., Zhang, L., Buhl, L., et al. (2005). Load-balanced optical packet router based on 40\u00a0Gb\/s wavelength converters and time buffers. Proceedings of IEEE European Conference on Optical Communication.","DOI":"10.1049\/cp:20050872"},{"key":"518_CR17","unstructured":"Chiu, C. T., Chang, C. C., Chen, S. M., Tzeng, H. C., Du, M. C., Hsu, Y. H., et al. (2005). A 20\u00a0Gbps scalable load-balanced TDM switch with CODEC for high speed networking applications. IEEE System-on-Chip for Real-Time Applications, (pp. 508\u2013513)."},{"issue":"5","key":"518_CR18","doi-asserted-by":"crossref","first-page":"440","DOI":"10.1147\/rd.275.0440","volume":"27","author":"AX Widmer","year":"1983","unstructured":"Widmer, A. X., & Franaszek, P. A. (1983). A DC-balanced, partitioned- block, 8B\/10B transmission code. IBM J Res Dev, 27(5), 440.","journal-title":"IBM J Res Dev"},{"key":"518_CR19","doi-asserted-by":"crossref","first-page":"819","DOI":"10.1109\/ICCCAS.2002.1180738","volume":"1","author":"Y Guo","year":"2002","unstructured":"Guo, Y., Zhang, Z., Hu, W., & Yang, L. (2002). \u201cCMOS multiplexer and demultiplexer for gigabit Ethernet. IEEE International Conference on Communications, Circuits and Systems and West Sino Expositions, 1, 819\u2013823.","journal-title":"IEEE International Conference on Communications, Circuits and Systems and West Sino Expositions"},{"key":"518_CR20","unstructured":"Lu, J. H., Lei, T., Chen, H. T., Xie, T. T., Chen, Z. H., & Wang, Z. G. (2001). Design techniques of CMOS SCL circuits for Gb\/s applications. 4th International Conference on ASIC, (pp. 559\u2013562)."},{"key":"518_CR21","unstructured":"Lu, H. W., & Su, C. C. (2004). A 5\u00a0Gbps CMOS LVDS transmitter with multi-phase tree-type multiplexer. IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, (pp. 228\u2013231)."},{"key":"518_CR22","doi-asserted-by":"crossref","first-page":"1951","DOI":"10.1109\/4.808920","volume":"34","author":"P Larsson","year":"1999","unstructured":"Larsson, P. (1999). A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability. IEEE J Solid-State Circuits, 34, 1951\u20131960.","journal-title":"IEEE J Solid-State Circuits"},{"key":"518_CR23","doi-asserted-by":"crossref","first-page":"1723","DOI":"10.1109\/JSSC.1996.542317","volume":"31","author":"JG Manteatis","year":"1996","unstructured":"Manteatis, J. G. (1996). Low-jitter process-independent DLL and PLL based on self-biased techniques. IEEE J Solid-State Circuits, 31, 1723\u20131732.","journal-title":"IEEE J Solid-State Circuits"},{"key":"518_CR24","unstructured":"Lin, T. H., & Chi, C. C. (2006). A 70\u2013490\u00a0MHz 50% duty-cycle correction circuit in 0.35-\u03bcm CMOS. in Proc. IEEE Asian Solid-State Circuits Conf., (pp. 91\u201394)."},{"key":"518_CR25","unstructured":"Lin, T. H., Chi, C. C., Chiu, W. H., & Huang, Y. H. (2010). A Synchronous 50% Duty-Cycle Clock Generator in 0.35-\u03bcm CMOS. IEEE Trans. on VLSI (accepted)."},{"key":"518_CR26","unstructured":"Razavi, B. (2001). Design of analog CMOS integrated circuits. Mc. Graw Hill."},{"key":"518_CR27","unstructured":"Chiu, C. T., Wu, J. M., Hsu, S. H., Kao, M. S., Jen, C. H., & Hsu, Y. S. (2005). A 10\u00a0Gb\/s wide-Band current-mode logic I\/O interface for high-speed interconnect in 0.18\u00a0\u03bcm CMOS technology. IEEE International SOC Conference, (pp. 257\u2013260)."},{"issue":"2","key":"518_CR28","doi-asserted-by":"crossref","first-page":"375","DOI":"10.1049\/piee.1963.0050","volume":"110","author":"EM Cherry","year":"1963","unstructured":"Cherry, E. M., & Hooper, D. E. (1963). The design of wide-band transistor feedback amplifier. Proceedings of IEE, 110(2), 375\u2013389.","journal-title":"Inst. Elec. Eng. Proc."},{"key":"518_CR29","unstructured":"Tomita, Y., Kibune, M., Ogawa, J., & Walker, W. W. (2004). A 10\u00a0Gb\/s receiver with equalizer and on-chip ISI monitor in 0.11\u00a0\u03bcm CMOS. VLSI Circuits. Digest of Technical Papers."},{"key":"518_CR30","doi-asserted-by":"crossref","first-page":"1940","DOI":"10.1109\/JSSC.2005.848142","volume":"40","author":"AL Coban","year":"2005","unstructured":"Coban, A. L., Koroglu, M. H., & Ahmed, K. A. (2005). A 2.5-3.125\u00a0Gb\/s quad transceiver with second order analog DLL based CDRs. IEEE J Solid-State Circuits, 40, 1940\u20131947.","journal-title":"IEEE J Solid-State Circuits"},{"key":"518_CR31","doi-asserted-by":"crossref","first-page":"462","DOI":"10.1109\/JSSC.2004.841037","volume":"40","author":"J Kim","year":"2005","unstructured":"Kim, J., Yang, J., Byun, S., Jun, H., Park, J., Conroy, C. S. G., et al. (2005). A four-channel 3.125\u00a0Gb\/s\/ch CMOS serial-link transceiver with a mixed-mode adaptive equalizer. IEEE J Solid-State Circuits, 40, 462\u2013471.","journal-title":"IEEE J Solid-State Circuits"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0518-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-010-0518-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0518-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,4]],"date-time":"2019-06-04T11:07:52Z","timestamp":1559646472000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-010-0518-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9,11]]},"references-count":31,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,1]]}},"alternative-id":["518"],"URL":"https:\/\/doi.org\/10.1007\/s11265-010-0518-1","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,9,11]]}}}