{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:00:51Z","timestamp":1759147251879,"version":"3.38.0"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,9,24]],"date-time":"2010-09-24T00:00:00Z","timestamp":1285286400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2012,5]]},"DOI":"10.1007\/s11265-010-0530-5","type":"journal-article","created":{"date-parts":[[2010,9,23]],"date-time":"2010-09-23T11:21:49Z","timestamp":1285240909000},"page":"157-166","source":"Crossref","is-referenced-by-count":13,"title":["Novel Pipelined Architecture for Efficient Evaluation of the Square Root Using a Modified Non-Restoring Algorithm"],"prefix":"10.1007","volume":"67","author":[{"given":"Imtiaz","family":"Sajid","sequence":"first","affiliation":[]},{"given":"M. M.","family":"Ahmed","sequence":"additional","affiliation":[]},{"given":"Sotirios G.","family":"Ziavras","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,9,24]]},"reference":[{"key":"530_CR1","unstructured":"Sklar, B. (2001). Digital communications fundamentals and applications, 2nd ed. Person Education."},{"key":"530_CR2","unstructured":"Rappaport, T. S. (2002). Wireless communications principles and practice, 2nd ed. Prentice Hall Communication."},{"key":"530_CR3","unstructured":"Frerking, M. (2003). Digital signal processing in communications systems, 9th ed. Kluwer publisher."},{"key":"530_CR4","unstructured":"Li, Y., & Chu, W. (1997). Implementation of single precision floating point square root on FPGAs, Proceeding of the 5th IEEE symposium on FPGA-based custom computing Machines, 226\u2013232."},{"issue":"7","key":"530_CR5","doi-asserted-by":"crossref","first-page":"690","DOI":"10.1109\/42.875190","volume":"19","author":"JR Liao","year":"2000","unstructured":"Liao, J. R. (2000). Real-time image reconstruction for spiral mri using fixed-point calculation. IEEE Transactions on Medical Imaging, 19(7), 690\u2013698.","journal-title":"IEEE Transactions on Medical Imaging"},{"key":"530_CR6","unstructured":"Oberstar, E. L. (2007). Fixed-point representation & fractional math, http:\/\/www.superkits.net\/whitepapers.htm ."},{"key":"530_CR7","unstructured":"Sajid, I., Ahmed, M. M., Taj, I., & Humayun, M. (2008). Design of high performance fpga based face recognition system, Proceeding of Progress In Electromagnetic Research Symposium (PIERS) in Cambridge USA, 504\u2013510."},{"issue":"11","key":"530_CR8","doi-asserted-by":"crossref","first-page":"1601","DOI":"10.1016\/j.mejo.2009.03.004","volume":"40","author":"T Kwon","year":"2009","unstructured":"Kwon, T., & Draper, J. (2009). Floating point division and square root using a Taylor-series expansion algorithm. Microelectronics Journal, 40(11), 1601\u20131605.","journal-title":"Microelectronics Journal"},{"issue":"1","key":"530_CR9","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1137\/0110014","volume":"10","author":"JH Wilkinson","year":"1962","unstructured":"Wilkinson, J. H. (1962). Error analysis of eigenvalue techniques based on orthogonal transformations. Journal of the Society for Industrial and Applied Mathematics, 10(1), 162\u2013195.","journal-title":"Journal of the Society for Industrial and Applied Mathematics"},{"issue":"1","key":"530_CR10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/BF01385874","volume":"5","author":"JM Ortega","year":"1963","unstructured":"Ortega, J. M. (1963). An error analysis of Householder\u2019s method for the symmetric Eigenvalue problem. Numerische Mathematik, 5(1), 1\u2013225.","journal-title":"Numerische Mathematik"},{"key":"530_CR11","unstructured":"Burden, R. L., & Faires, J. D. (2005). Numerical analysis, 7th ed. Thomson."},{"key":"530_CR12","unstructured":"Piromsopa, K., Arporntewan, C., & Chongstitvatana, P. (2001). An FPGA implementation of a fixed-point square root operation, Proceedings of the International Symposium on Communications and Information Technology, ChiangMai, Thailand, 587\u2013589."},{"issue":"3","key":"530_CR13","doi-asserted-by":"crossref","first-page":"518","DOI":"10.1145\/243439.243481","volume":"28","author":"P Soderquist","year":"1996","unstructured":"Soderquist, P., & Leeser, M. (1996). Area and performance tradeoffs in floating-point divide and square-root implementations. ACM Computing Surveys, 28(3), 518\u2013564.","journal-title":"ACM Computing Surveys"},{"key":"530_CR14","unstructured":"Ronald, S., & Viktor, P. K. (2004). Computing Lennard-Jones potentials and forces with recogfigurable hardware, International Conference on Engineering of Reconfigurable Systems and Algorithms, 284\u2013290."},{"key":"530_CR15","doi-asserted-by":"crossref","unstructured":"Soderquist, P., & Leeser, M. (1997). Division and square root choosing the right implementation, IEEE Micro, 52\u201366.","DOI":"10.1109\/40.612224"},{"key":"530_CR16","doi-asserted-by":"crossref","unstructured":"Louca L., Cook, T. A., & Johnson, W. H. (1996). Implementation of IEEE single precision floating point addition and multiplication on FPGAs, Proceeding of IEEE Symposium on FPGAs for Custom Computing Machines, IEEE Computer Society Press, 107\u2013116.","DOI":"10.1109\/FPGA.1996.564761"},{"key":"530_CR17","doi-asserted-by":"crossref","unstructured":"Shirazi, N., Walters, A., & Athanas, P. (1995). Quantitative analysis of floating point arithmetic on FPGA based custom computing machines, Proceeding of IEEE Symposium on FPGAs for Custom Computing Machines, IEEE Computer Society Press, 155\u2013162.","DOI":"10.1109\/FPGA.1995.477421"},{"key":"530_CR18","doi-asserted-by":"crossref","unstructured":"Thakkar, A. J., & Ejnioui, A. (2006). Design and implementation of double precision floating point division and square root on FPGAs, IEEE proceeding Aerospace Conference.","DOI":"10.1145\/1185448.1185555"},{"key":"530_CR19","doi-asserted-by":"crossref","unstructured":"Thakkar, A. J., & Ejnioui, A. (2006). Pipelining of double precision floating point division and square root operations, Proceedings of the 44th annual Southeast regional conference, 488\u2013493.","DOI":"10.1145\/1185448.1185555"},{"key":"530_CR20","unstructured":"Deschamps, J., Jean, G., & Sutter, G. (2006). Synthesis of arithmetic circuits FPGA, ASIC, and embedded systems. Wiley."},{"key":"530_CR21","unstructured":"Power PC processor reference guide (2003). Embedded development kit."},{"issue":"2","key":"530_CR22","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1109\/12.565590","volume":"46","author":"SF Oberman","year":"1997","unstructured":"Oberman, S. F., & Flynn, M. J. (1997). Design issues in division and other floating-point operations. IEEE Transactions on Computers, 46(2), 154\u2013161.","journal-title":"IEEE Transactions on Computers"},{"key":"530_CR23","doi-asserted-by":"crossref","unstructured":"Bravo, I., Jimenez, P., Mazo, M., Lazaro, J. L., & Gardel, A. (2006). Implementation in FPGAS of Jacobi Method to Solve the Eigenvalue and Eigenvector Problem, Proceeding of International Conference on Field Programmable Logic and Applications, 1\u20134.","DOI":"10.1109\/FPL.2006.311301"},{"key":"530_CR24","doi-asserted-by":"crossref","unstructured":"Ray, A. (1998). A survey of CORDIC algorithms for FPGA based computers, Proceeding of the ACM\/SIGDA 6th International Symposium on Field-Programmable Gate Arrays, 191\u2013200.","DOI":"10.1145\/275107.275139"},{"issue":"4","key":"530_CR25","doi-asserted-by":"crossref","first-page":"561","DOI":"10.1145\/279232.279237","volume":"23","author":"AH Karp","year":"1997","unstructured":"Karp, A. H., & Markstein, P. (1997). High-precision division and square root. ACM Transactions on Mathematical Software, 23(4), 561\u2013589.","journal-title":"ACM Transactions on Mathematical Software"},{"issue":"1","key":"530_CR26","first-page":"524","volume":"5","author":"GJ Mailloux","year":"2007","unstructured":"Mailloux, G. J., Simard, S., & Beguenance, R. (2007). Implementaion of division and square root using XSG for FPGA-based vector control drives. International Journal of Electrical and Power Engineering, 5(1), 524\u2013529.","journal-title":"International Journal of Electrical and Power Engineering"},{"key":"530_CR27","doi-asserted-by":"crossref","unstructured":"Shang, L., Kaviani, A. S., & Bathala, K. (2002). Dynamic power consumption in Virtex-II FPGA family, Proceedings of the 2002 ACM\/SIGDA tenth international symposium on Field-programmable gate arrays, USA, 157\u2013164.","DOI":"10.1145\/503048.503072"},{"key":"530_CR28","unstructured":"Wang, X., & Nelson, B. E. (2003). Tradeoffs of designing floating point division and square root on Virtex FPGAs, IEEE Proceeding of Symposium on Field Programmable Custom Computing Machines, 195\u2013203."},{"key":"530_CR29","unstructured":"Altera Application note 74 (2001). Evaluating Power for Altera Devices."},{"key":"530_CR30","unstructured":"Li, Y., & Chu, W. (1997). Parallel-array implementations of a non-restoring square root algorithm, International Conference on Computer Design, Texas, USA, 690\u2013695."},{"key":"530_CR31","unstructured":"Li, Y., & Chu, W. (1996). A new non-restoring square root algorithm and its VLSI implementations, International Conference on Computer Design, USA, 538\u2013544."},{"key":"530_CR32","unstructured":"Chu, W., & Li, Y. (1999). Cost\/performance tradeoff of n-select square root implementations. In: Fifth Australasian Computer Architecture Conference, 9\u201316."},{"key":"530_CR33","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1016\/j.sysarc.2008.04.004","volume":"54","author":"S Samavi","year":"2008","unstructured":"Samavi, S., Sadrabadi, A., & Fanian, A. (2008). Modular array structure for non-restoring square root circuit. Journal of System Architecture, 54, 957\u2013966.","journal-title":"Journal of System Architecture"},{"key":"530_CR34","unstructured":"DS003-1, Virtex 2.5 field programmable gate arrays, 2001."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0530-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-010-0530-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0530-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T00:35:32Z","timestamp":1740530132000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-010-0530-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9,24]]},"references-count":34,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,5]]}},"alternative-id":["530"],"URL":"https:\/\/doi.org\/10.1007\/s11265-010-0530-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2010,9,24]]}}}