{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T21:38:11Z","timestamp":1649021891312},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2010,11,18]],"date-time":"2010-11-18T00:00:00Z","timestamp":1290038400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1007\/s11265-010-0549-7","type":"journal-article","created":{"date-parts":[[2010,11,16]],"date-time":"2010-11-16T20:24:09Z","timestamp":1289939049000},"page":"229-237","source":"Crossref","is-referenced-by-count":7,"title":["A Reconfigurable Channel Filter for Software Defined Radio Using RNS"],"prefix":"10.1007","volume":"67","author":[{"given":"K. G.","family":"Smitha","sequence":"first","affiliation":[]},{"given":"A. P.","family":"Vinod","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,11,18]]},"reference":[{"key":"549_CR1","unstructured":"Solla, T., & Vainio, O. (2002). Comparison of programmable FIR filter architectures for low power. In Proc. of 28th European Solid-State Circuits Conference (pp. 759\u2013762), Sep. Firenze, Italy."},{"issue":"8","key":"549_CR2","doi-asserted-by":"crossref","first-page":"617","DOI":"10.1109\/TCSII.2006.875373","volume":"53","author":"KH Chen","year":"2006","unstructured":"Chen, K. H., & Chiueh, T. D. (2006). A low-power digit-based reconfigurable FIR filter. IEEE Transactions on Circuits and Systems II, 53(8), 617\u2013621.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"549_CR3","doi-asserted-by":"crossref","first-page":"834","DOI":"10.1109\/TCE.2003.1196409","volume":"48","author":"T Zhangwen","year":"2002","unstructured":"Zhangwen, T., Zhang, J., & Min, H. (2002). A high-speed, programmable, CSD coefficient FIR filter. IEEE Transactions on Consumer Electronics, 48, 834\u2013837.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"549_CR4","doi-asserted-by":"crossref","unstructured":"Demirsoy, S. S., Kale, I., Dempster, A. G. (2004). Efficient implementation of digital filters using novel reconfigurable multiplier blocks. In Proceedings of Thirty-Eighth Asilomar Conference on Signals, Systems and Computers (vol. 1, pp. 461\u2013464).","DOI":"10.1109\/ACSSC.2004.1399175"},{"issue":"9","key":"549_CR5","doi-asserted-by":"crossref","first-page":"1551","DOI":"10.1109\/TCAD.2007.893549","volume":"26","author":"P Tummeltshammer","year":"2007","unstructured":"Tummeltshammer, P., Hoe, J. C., & Puschel, M. (2007). Time-multiplexed multiple-constant multiplication. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(9), 1551\u20131563.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"2","key":"549_CR6","doi-asserted-by":"crossref","first-page":"275","DOI":"10.1109\/TCAD.2009.2035548","volume":"29","author":"R Mahesh","year":"2010","unstructured":"Mahesh, R., & Vinod, A. P. (2010). New reconfigurable architectures for implementing FIR filters with low complexity, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29(2), 275\u2013288.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"549_CR7","volume-title":"Residue arithmetic and its applications in computer technology","author":"NS Szabo","year":"1967","unstructured":"Szabo, N. S., & Tanaka, R. I. (1967). Residue arithmetic and its applications in computer technology. New York: McGraw-Hill."},{"key":"549_CR8","unstructured":"Amondi, A., & Premkumar, B. (2007). Residue number systems-Theory and implementation, vol. 2. Imperial College Press."},{"issue":"1\u20132","key":"549_CR9","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1023\/A:1008167323437","volume":"28","author":"UM Base","year":"2001","unstructured":"Base, U. M., Garcia, A., & Taylor, F. (2001). Implementation of a communications channelizer using FPGAs and RNS arithmetic. Journal of VLSI Signal Processing Systems, 28(1\u20132), 115\u2013128.","journal-title":"Journal of VLSI Signal Processing Systems"},{"key":"549_CR10","doi-asserted-by":"crossref","unstructured":"Bernocchi, G. L., Cardarilli, G. C., Del Re, A., & Nannarelli, A. (2006) A hybrid RNS adaptive filter for channel equalization. Fortieth Asilomar Conference on Signals, Systems and Computers, pp. 1706\u20131710, Oct.\u2013Nov.","DOI":"10.1109\/ACSSC.2006.355052"},{"key":"549_CR11","unstructured":"Cadarilli, G. C., et al. (2002). Residue number system for reconfigurable datapath. In Proc. IEEE int. Symp. On Circuits and Syst., 2, 756\u2013759."},{"key":"549_CR12","doi-asserted-by":"crossref","unstructured":"Menon, S., & Chang, C. H. (2006). A reconfigurable multi-modulus modulo multiplier. In Proc. IEEE Asia pacific conference on Circuits and Systems (pp. 1168\u20131171). Singapore, Dec.","DOI":"10.1109\/APCCAS.2006.342349"},{"issue":"30","key":"549_CR13","doi-asserted-by":"crossref","first-page":"1436","DOI":"10.1109\/ISCAS.1995.521403","volume":"2","author":"MA Soderstrand","year":"1995","unstructured":"Soderstrand, M. A., & Al-Marayati, K. (1995). VLSI implementation of very-high-order FIR filters. IEEE International Symposium on Circuits and Systems, 2(30), 1436\u20131439.","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"549_CR14","doi-asserted-by":"crossref","unstructured":"Smitha, K. G., & Vinod, A. P. (2008). A reconfigurable high-speed RNS-FIR channel Filter for multi-standard software radio receivers. Proceedings of IEEE International Conference on Communication Systems, ICCS 2008, pp. 1354\u20131358, Nov.","DOI":"10.1109\/ICCS.2008.4737404"},{"key":"549_CR15","unstructured":"Zimmerman, R. (1999). Efficient VLSI implementation of modulo (2n+1) addition and multiplication. In Proc. 14th IEEE Symp. Computer Arithmetic (pp. 158\u2013167). Apr."},{"issue":"4","key":"549_CR16","doi-asserted-by":"crossref","first-page":"491","DOI":"10.1109\/TC.2005.63","volume":"54","author":"C Efstathiou","year":"2005","unstructured":"Efstathiou, C., Vergos, H. T., Dimitrakopoulos, G., & Nikolos, D. (2005). Efficient diminished-1 modulo 2n + 1 multipliers. IEEE Transactions on Computers, 54(4), 491\u2013496.","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"549_CR17","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1049\/iet-cdt:20060026","volume":"1","author":"HT Vergos","year":"2007","unstructured":"Vergos, H. T., & Efstathiou, C. (2007). Design of efficient modulo 2\/sup n\/ + 1 multipliers. IET Computers and Digital Techniques, 1(1), 49\u201357.","journal-title":"IET Computers and Digital Techniques"},{"key":"549_CR18","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1007\/BF00929618","volume":"14","author":"Z Wang","year":"1996","unstructured":"Wang, Z., Jullien, G. A., & Miller, W. C. (1996). An efficient tree architecture for modulo 2n+ 1 multiplication. Journal of VLSI Signal Processing, 14, 241\u2013248.","journal-title":"Journal of VLSI Signal Processing"},{"issue":"3","key":"549_CR19","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1109\/12.660169","volume":"47","author":"Y Ma","year":"1998","unstructured":"Ma, Y. (1998). A simplified architecture for modulo (2n+1) multiplication. IEEE Transactions on Computers, 47(3), 333\u2013337.","journal-title":"IEEE Transactions on Computers"},{"key":"549_CR20","first-page":"1936","volume":"24","author":"AP Vinod","year":"2005","unstructured":"Vinod, A. P., & M-K Lai, E. (2005). An efficient coefficient-partitioning algorithm for realizing low complexity digital filters. IEEE Transactions on Circuits and Systems II, 24, 1936\u20131946.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"549_CR21","unstructured":"Proakis, J. G., & Manolakis, D. G. (1998). Design of digital filters. In Digital Signal Processing Principles, algorithms, and applications (pp. 614\u2013738). Upper Saddle River: Prentice-Hall."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0549-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-010-0549-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0549-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T05:40:39Z","timestamp":1559799639000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-010-0549-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11,18]]},"references-count":21,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,6]]}},"alternative-id":["549"],"URL":"https:\/\/doi.org\/10.1007\/s11265-010-0549-7","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11,18]]}}}