{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:35:21Z","timestamp":1762032921107},"reference-count":10,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2010,11,27]],"date-time":"2010-11-27T00:00:00Z","timestamp":1290816000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1007\/s11265-010-0558-6","type":"journal-article","created":{"date-parts":[[2010,11,26]],"date-time":"2010-11-26T05:49:21Z","timestamp":1290750561000},"page":"87-92","source":"Crossref","is-referenced-by-count":4,"title":["A Signed Array Multiplier with Bypassing Logic"],"prefix":"10.1007","volume":"66","author":[{"given":"Chua-Chin","family":"Wang","sequence":"first","affiliation":[]},{"given":"Chia-Hao","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Gang-Neng","family":"Sung","sequence":"additional","affiliation":[]},{"given":"Yu-Cheng","family":"Lu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,11,27]]},"reference":[{"key":"558_CR1","unstructured":"Wang, C.-C., Huang, J.-M., & Cheng, H.-C. (2005). A 2K\/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers. In 2005 inter. conf. on consumer electronics, CD-ROM version, 4.1-2."},{"key":"558_CR2","unstructured":"Wang, C.-C., Huang, C.-J., & Tsai, K.-C. (2000). A 1.0 GHz 0.6-gm 8-bit carry lookahead adder using PLA-styled all-N-transistor logic. In IEEE trans. of circuits and systems, part II: Analog and digital signal processing (Vol. 47, no. 2, pp. 133\u2013135)."},{"issue":"10","key":"558_CR3","doi-asserted-by":"crossref","first-page":"1253","DOI":"10.1109\/TC.2006.156","volume":"55","author":"J-Y Kang","year":"2006","unstructured":"Kang, J.-Y., & Gaudiot, J.-L. (2006). A simple high-Speed multiplier design. IEEE Transactions on Computers, 55(10), 1253\u20131258.","journal-title":"IEEE Transactions on Computers"},{"key":"558_CR4","doi-asserted-by":"crossref","unstructured":"Choi, J., Jeon, J., & Choi, K. (2000). Power minimization of functional units by partially guarded computation. In 2000 international symposium on low power electronics and design (pp. 131\u2013136).","DOI":"10.1145\/344166.344549"},{"key":"558_CR5","doi-asserted-by":"crossref","unstructured":"Ohban, J., Moshnyaga, V. G., & Inoue, K. (2002). Multiplier energy reduction through bypassing of partial products. In 2002 Asia-Pacific conference on circuits and systems (Vol. 2, pp. 13\u201317).","DOI":"10.1109\/APCCAS.2002.1115097"},{"issue":"12","key":"558_CR6","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/T-C.1973.223648","volume":"22","author":"CR Baugh","year":"1973","unstructured":"Baugh, C. R., & Wooley, B. A. (1973). A two\u2019s complement parallel array multiplication algorithm. IEEE Transactions on Computers, 22(12), 1045\u20131047.","journal-title":"IEEE Transactions on Computers"},{"key":"558_CR7","doi-asserted-by":"crossref","unstructured":"Asati, A., & Chandrashekhar (2009). A high-speed, hierarchical 16\u00d716 array of array multiplier design. In International multimedia, signal processing and communication technologies (pp. 161\u2013164).","DOI":"10.1109\/MSPCT.2009.5164200"},{"key":"558_CR8","doi-asserted-by":"crossref","unstructured":"James, R. K., Shahana, T. K., Jacob, K. P., & Sasi, S. (2008). Decimal multiplication using compact BCD multiplier. In International conference on electronic design (pp. 1\u20136).","DOI":"10.1109\/ICED.2008.4786744"},{"key":"558_CR9","unstructured":"Kim, J., & Lee, Y.S. (2008). An improved high speed fully pipelined 500 MHz 8\u00d78 Baugh\u2013Wooley multiplier design using 0.6 \u03bcm CMOS TSPC logic design style. In IEEE region 10 and the third international conference on industrial and information systems (pp. 1\u20136)."},{"issue":"3","key":"558_CR10","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1007\/s11265-008-0319-y","volume":"57","author":"C-C Wang","year":"2009","unstructured":"Wang, C.-C., & Sung, G.-N. (2009). Low-power multiplier design using a bypassing technique. Journal of Signal Processing Systems, 57(3), 331\u2013338.","journal-title":"Journal of Signal Processing Systems"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0558-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-010-0558-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0558-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T15:18:56Z","timestamp":1559834336000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-010-0558-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,11,27]]},"references-count":10,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,2]]}},"alternative-id":["558"],"URL":"https:\/\/doi.org\/10.1007\/s11265-010-0558-6","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,11,27]]}}}