{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,5]],"date-time":"2023-01-05T14:16:28Z","timestamp":1672928188327},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2011,1,11]],"date-time":"2011-01-11T00:00:00Z","timestamp":1294704000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1007\/s11265-010-0561-y","type":"journal-article","created":{"date-parts":[[2011,1,10]],"date-time":"2011-01-10T13:47:33Z","timestamp":1294667253000},"page":"31-46","source":"Crossref","is-referenced-by-count":4,"title":["Improving Floating-Point Performance in Less Area: Fractured Floating Point Units (FFPUs)"],"prefix":"10.1007","volume":"67","author":[{"given":"Neil","family":"Hockert","sequence":"first","affiliation":[]},{"given":"Katherine","family":"Compton","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2011,1,11]]},"reference":[{"key":"561_CR1","unstructured":"Hauser, J. R. (2002). SoftFloat Release 2b. Available online at http:\/\/www.jhauser.us\/arithmetic\/SoftFloat.html ."},{"key":"561_CR2","volume-title":"Nios II processor reference handbook","author":"Altera Corporation","year":"2009","unstructured":"Altera Corporation. (2009). Nios II processor reference handbook. San Jose: Altera Corporation."},{"key":"561_CR3","unstructured":"Floating-Point Arithmetic, IEEE Standard 754-2008, 2008."},{"key":"561_CR4","doi-asserted-by":"crossref","unstructured":"Kadlec, J., Bartosinski, R., Danek, M. (2007). Accelerating microblaze floating point operations. International Conference on Field-Programmable Logic and Applications, 621\u2013624.","DOI":"10.1109\/FPL.2007.4380731"},{"key":"561_CR5","doi-asserted-by":"crossref","unstructured":"Beauchamp, M. J., Hauck, S., Underwood, K. D., Hemmert, K. S. (2006). Embedded floating-point units in FPGAs. ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, 12\u201320.","DOI":"10.1145\/1117201.1117204"},{"key":"561_CR6","doi-asserted-by":"crossref","unstructured":"Hemmert, K. S., Underwood, K. D. (2006). Open source high performance floating-point modules. IEEE Symposium on Field-Programmable Custom Computing Machines, 349\u2013350.","DOI":"10.1109\/FCCM.2006.54"},{"key":"561_CR7","unstructured":"Sheldon, D., Kumar, R., Vahid, F., Tullsen, D., Lysecky, R. (2006). Conjoining soft-core FPGA processors. IEEE\/ACM International Conference on Computer-Aided Design, 694\u2013701."},{"key":"561_CR8","doi-asserted-by":"crossref","unstructured":"Belanovic, P., Leeser, M. (2002). A library of parameterized floating-point modules and their use. International Conference on Field-Programmable Logic and Applications, 657\u2013666.","DOI":"10.1007\/3-540-46117-5_68"},{"key":"561_CR9","doi-asserted-by":"crossref","unstructured":"Brunelli, C., Campi, F., Kylliainen, J., Nurmi, J. (2004). A reconfigurable FPU as IP component for SoCs. International Symposium on System-on-Chip, 103\u2013106.","DOI":"10.1109\/ISSOC.2004.1411160"},{"key":"561_CR10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/DATE.2006.243906","volume":"2","author":"K Karuri","year":"2006","unstructured":"Karuri, K., Leupers, R., Kedia, M., Ascheid, G., & Meyr, H. (2006). Design and implementation of a modular and portable IEEE 754 compliant floating-point unit. Design, Automation & Test in Europe, 2, 1\u20136.","journal-title":"Design, Automation & Test in Europe"},{"key":"561_CR11","doi-asserted-by":"crossref","unstructured":"Chong, Y. J., Parameswaran, S. (2008). Rapid application specific floating-point unit generation with bit-alignment. Design Automation Conference, 62\u201367.","DOI":"10.1145\/1391469.1391487"},{"issue":"2","key":"561_CR12","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1145\/68182.68208","volume":"17","author":"WJ Dally","year":"1989","unstructured":"Dally, W. J. (1989). Micro-optimization of floating-point operations. ACM SIGARCH Computer Architecture News, 17(2), 283\u2013289.","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"561_CR13","unstructured":"Chouliaras, V. A., Nunez-Yanez, J. L. (2007). An IEEE 754 floating point engine designed with an electronic system level methodology. Norchip, 1\u20134."},{"key":"561_CR14","unstructured":"ARM Limited (2005). ARM1136JF-S and ARM1136J-S Technical Reference Manual, Revision: r1p1, ARM Limited."},{"key":"561_CR15","unstructured":"IBM (2009). Power ISA Version 2.06, International Business Machines"},{"key":"561_CR16","unstructured":"Intel (2006). Intel Itanium Architecture Software Developer\u2019s Manual, January 2006."},{"key":"561_CR17","unstructured":"Jeannerod, C.-P., Raina, S. K., Tisserand, A. (2005). High-radix floating-point division algorithms for embedded VLIW integer processors. Proceedings of 17th IMACS World Congress (Scientific Computation, Applied Mathematics and Simulation), July 11\u201315, Paris, France."},{"key":"561_CR18","unstructured":"Bertin, C., Brisebarre, N., Dupont de Dinechin, B., Jeannerod, C.-P., Monat, C., Muller, J.-M., et al. (2004). A floating-point library for integer processors. SPIE 49th Annual Meeting, proceedings of SPIE vol. 5559 (Advanced Signal Processing Algorithms, Architectures, and Implementations XIV), August 2\u20136, Denver, USA."},{"key":"561_CR19","doi-asserted-by":"crossref","unstructured":"Nickolls, J. R. (1990). The design of the MasPar MP-1: a cost effective massively parallel computer. IEEE Computer Society International Conference (Compcon), 25\u201328. March 1990.","DOI":"10.1109\/CMPCON.1990.63649"},{"key":"561_CR20","volume-title":"Nios II custom instruction user guide","author":"Altera Corporation","year":"2008","unstructured":"Altera Corporation. (2008). Nios II custom instruction user guide. San Jose: Altera Corporation."},{"key":"561_CR21","volume-title":"Tutorial: Using Nios II custom floating-point custom instructions","author":"Altera Corporation","year":"2006","unstructured":"Altera Corporation. (2006). Tutorial: Using Nios II custom floating-point custom instructions. San Jose: Altera Corporation."},{"key":"561_CR22","volume-title":"Application Note 391: Profiling Nios II Systems, Version 1.3","author":"Altera Corporation","year":"2008","unstructured":"Altera Corporation. (2008). Application Note 391: Profiling Nios II Systems, Version 1.3. San Jose: Altera Corporation."},{"key":"561_CR23","unstructured":"Rupnow, K., Rodrigues, A., Underwood, K., Compton, K. (2006). Scientific applications vs. SPEC-FP: A comparison of program behavior. International Conference on Supercomputing, 66\u201374."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0561-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-010-0561-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0561-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T18:53:46Z","timestamp":1559933626000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-010-0561-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,1,11]]},"references-count":23,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,4]]}},"alternative-id":["561"],"URL":"https:\/\/doi.org\/10.1007\/s11265-010-0561-y","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1,11]]}}}