{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T20:26:20Z","timestamp":1648671980833},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2010,12,15]],"date-time":"2010-12-15T00:00:00Z","timestamp":1292371200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1007\/s11265-010-0562-x","type":"journal-article","created":{"date-parts":[[2010,12,15]],"date-time":"2010-12-15T18:53:24Z","timestamp":1292439204000},"page":"47-63","source":"Crossref","is-referenced-by-count":0,"title":["Rapid Synthesis and Simulation of Computational Circuits in an MPPA"],"prefix":"10.1007","volume":"67","author":[{"given":"David","family":"Grant","sequence":"first","affiliation":[]},{"given":"Graeme","family":"Smecher","sequence":"additional","affiliation":[]},{"given":"Guy G. F.","family":"Lemieux","sequence":"additional","affiliation":[]},{"given":"Rosemary","family":"Francis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,12,15]]},"reference":[{"key":"562_CR1","doi-asserted-by":"crossref","unstructured":"Shaw D. E., et al. (2007). Anton, a special-purpose machine for molecular dynamics simulation. In Proc. ISCA (pp. 1\u201312).","DOI":"10.1145\/1250662.1250664"},{"key":"562_CR2","doi-asserted-by":"crossref","unstructured":"Zygouris, V., et al. (2005). A navier-stokes processor for biomedical applications. In Proc. SiPS (Vol. 2\u20134, pp. 368\u2013372).","DOI":"10.1109\/SIPS.2005.1579895"},{"key":"562_CR3","unstructured":"Altera Corporation (2009). Video and image processing example design."},{"key":"562_CR4","doi-asserted-by":"crossref","unstructured":"Tian, X., & Benkrid, K. (2009). American option pricing on reconfigurable hardware using least-squares Monte Carlo method. In Proc. FPT (Vol. 9\u201311, pp. 263\u2013270).","DOI":"10.1109\/FPT.2009.5377662"},{"key":"562_CR5","doi-asserted-by":"crossref","unstructured":"Fender, J., & Rose, J. (2003). A high-speed ray tracing engine built on a field-programmable system. In Proc. FPT (Vol. 15\u201317, pp. 188\u2013195).","DOI":"10.1109\/FPT.2003.1275747"},{"issue":"9","key":"562_CR6","doi-asserted-by":"crossref","first-page":"3214","DOI":"10.1016\/j.jcp.2009.12.038","volume":"229","author":"A Donev","year":"2010","unstructured":"Donev, A., et al. (2010). A first-passage kinetic Monte Carlo algorithm for complex diffusion-reaction systems. Journal of Computational Physics, 229(9), 3214\u20133236.","journal-title":"Journal of Computational Physics"},{"key":"562_CR7","doi-asserted-by":"crossref","unstructured":"Boukerche, A. (2000). Conservative circuit simulation on multiprocessor machines. In Proc. high performance computing (pp. 415\u2013424).","DOI":"10.1007\/3-540-44467-X_38"},{"key":"562_CR8","doi-asserted-by":"crossref","unstructured":"Grant, D., & Lemieux, G. (2008). A spatial computing architecture for implementing computational circuits. In Proc. MNRC (pp. 41\u201344).","DOI":"10.1109\/MNRC.2008.4683373"},{"key":"562_CR9","doi-asserted-by":"crossref","unstructured":"Jones, D., & Lewis, D. (1995). A time-multiplexed FPGA architecture for logic emulation. In Proc. custom integrated circuits (pp. 495\u2013498).","DOI":"10.1109\/CICC.1995.518231"},{"key":"562_CR10","unstructured":"DeHon, A. (1996). Reconfigurable architectures for general-purpose computing. Master\u2019s thesis, Massachusetts Institute of Technology."},{"key":"562_CR11","doi-asserted-by":"crossref","unstructured":"Grant, D., et al. (2009). Rapid synthesis and simulation of computational circuits in an MPPA. In Proc. FPT (pp. 151\u2013158).","DOI":"10.1109\/FPT.2009.5377655"},{"issue":"6","key":"562_CR12","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1109\/43.137501","volume":"10","author":"D Lewis","year":"1991","unstructured":"Lewis, D. (1991). A hierarchical compiled-code event-driven logic simulator. IEEE Transactions on CAD, 10(6), 726\u2013737.","journal-title":"IEEE Transactions on CAD"},{"key":"562_CR13","unstructured":"Snyder, W. (2007). Verilator-3.652. Available: www.veripool.com\/verilator_doc.pdf ."},{"key":"562_CR14","doi-asserted-by":"crossref","unstructured":"Greaves, D. (2000). A verilog to C compiler. In Proc. rapid system prototyping (RSP) (pp. 122\u2013127).","DOI":"10.1109\/IWRSP.2000.855208"},{"key":"562_CR15","unstructured":"Ching, J. (2007). VBS project homepage. Available: www.flex.com\/~jching\/ ."},{"key":"562_CR16","unstructured":"Symphony EDA (2008). VHDL simili v3.1 whitepaper. Available: www.symphonyeda.com\/white_paper.htm ."},{"key":"562_CR17","doi-asserted-by":"crossref","unstructured":"Soul\u00e9, L., & Blank, T. (1988). Parallel logic simulation on general purpose machines. In DAC (pp. 166\u2013171).","DOI":"10.1109\/DAC.1988.14753"},{"issue":"3","key":"562_CR18","doi-asserted-by":"crossref","first-page":"255","DOI":"10.1145\/185403.185424","volume":"26","author":"ML Bailey","year":"1994","unstructured":"Bailey, M. L., et al. (1994). Parallel logic simulation of VLSI systems. ACM Computing Surveys, 26(3), 255\u2013294.","journal-title":"ACM Computing Surveys"},{"key":"562_CR19","doi-asserted-by":"crossref","unstructured":"Webber, D., & Sangiovanni-Vincentelli, A. (1987). Circuit simulation on the connection machine. In DAC (pp. 108\u2013113).","DOI":"10.1145\/37888.37904"},{"key":"562_CR20","doi-asserted-by":"crossref","unstructured":"Li, L., et al. (2003). DVS: An object-oriented framework for distributed Verilog simulation. In Proc. parallel and distributed simulation (p. 173).","DOI":"10.1109\/PADS.2003.1207433"},{"key":"562_CR21","doi-asserted-by":"crossref","unstructured":"Dong, W., et al. (2008). WavePipe: Parallel transient simulation of analog and digital circuits on multi-core shared-memory machines. In Proc. design automation conference (pp. 238\u2013243).","DOI":"10.1145\/1391469.1391531"},{"key":"562_CR22","unstructured":"Li, T., et al. (2004). Design and implementation of a parallel Verilog simulator: PVSim. In Proc. VLSI design (pp. 329\u2013334)."},{"key":"562_CR23","unstructured":"Jaeger, J. (2007). Virtually every ASIC ends up an FPGA. Available: www.eetimes.com\/showArticle.jhtml?articleID=204702700 ."},{"key":"562_CR24","unstructured":"Cadence (2006). Incisive enterprise palladium series with incisive XE software (datasheet)."},{"key":"562_CR25","unstructured":"Mentor Graphics (2008). VStationPRO high-performance system verification (datasheet)."},{"key":"562_CR26","unstructured":"Goering, R. (2004). Cadence touts emulation\/acceleration performance. Available: www.eetimes.com\/showArticle.jhtml?articleID=51200173 ."},{"key":"562_CR27","doi-asserted-by":"crossref","unstructured":"Mei, B., et al. (2003). ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proc. field-programmable logic and applications (pp. 61\u201370).","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"562_CR28","doi-asserted-by":"crossref","unstructured":"Goldstein, S. C., et al. (1999). PipeRench: A coprocessor for streaming multimedia acceleration. In ISCA (pp. 28\u201339).","DOI":"10.1109\/ISCA.1999.765937"},{"key":"562_CR29","doi-asserted-by":"crossref","unstructured":"Mirsky, E., & DeHon, A. (1996). MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources. In Proc. FPGAs for custom computing machines (FCCM) (pp. 157\u2013166).","DOI":"10.1109\/FPGA.1996.564808"},{"key":"562_CR30","doi-asserted-by":"crossref","unstructured":"Mishra, S. C., & Goldstein, M. (2007). Virtualization on the Tartan reconfigurable architecture. In FPL (pp. 323\u2013330).","DOI":"10.1109\/FPL.2007.4380667"},{"key":"562_CR31","doi-asserted-by":"crossref","unstructured":"Ebeling, C., et al. (1996). RaPiD\u2014reconfigurable pipelined datapath. In Proc. field-programmable logic and applications (pp. 126\u2013135).","DOI":"10.1007\/3-540-61730-2_13"},{"key":"562_CR32","doi-asserted-by":"crossref","unstructured":"Caspi, E., et al. (2000). Stream computations organized for reconfigurable execution (SCORE). In FPL (pp. 605\u2013614).","DOI":"10.1007\/3-540-44614-1_65"},{"issue":"10","key":"562_CR33","first-page":"19","volume":"20","author":"TR Halfhill","year":"2006","unstructured":"Halfhill, T. R. (2006). Ambric\u2019s new parallel processor. Microprocessor Report, 20(10), 19\u201326.","journal-title":"Microprocessor Report"},{"key":"562_CR34","unstructured":"Tilera (2007). Tile64 processor product brief. Available: www.tilera.com\/pdf\/ProBrief_Tile64_Web.pdf ."},{"key":"562_CR35","unstructured":"Perinkulam, A. S. (2007). Logic simulation using graphics processors. Master\u2019s thesis, University of Massachusetts Amherst."},{"key":"562_CR36","doi-asserted-by":"crossref","unstructured":"deLorimier, M., et al. (2006). GraphStep: A system architecture for sparse-graph algorithms. In FCCM (pp. 143\u2013151).","DOI":"10.1109\/FCCM.2006.45"},{"issue":"1","key":"562_CR37","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1109\/92.748202","volume":"7","author":"G Karypis","year":"1999","unstructured":"Karypis, G., et al. (1999). Multilevel hypergraph partitioning: Applications in VLSI domain. IEEE Transactions on VLSI, 7(1), 69\u201379.","journal-title":"IEEE Transactions on VLSI"},{"key":"562_CR38","doi-asserted-by":"crossref","unstructured":"Marquardt, A., et al. (2000). Timing-driven placement for fpgas. In Proc. field programmable gate arrays (pp. 203\u2013213).","DOI":"10.1145\/329166.329208"},{"key":"562_CR39","doi-asserted-by":"crossref","unstructured":"Betz, V., & Rose, J. (1997). VPR: A new packing, placement and routing tool for FPGA research. In Proc. FPL (pp. 213\u2013222).","DOI":"10.1007\/3-540-63465-7_226"},{"issue":"1","key":"562_CR40","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/92.365450","volume":"3","author":"MB Srivastava","year":"1995","unstructured":"Srivastava, M. B., & Potkonjak, M. (1995). Optimum and heuristic transformation techniques for simultaneous optimization of latency and throughput. IEEE Transactions on VLSI, 3(1), 2\u201319.","journal-title":"IEEE Transactions on VLSI"},{"key":"562_CR41","unstructured":"Altera Corporation (2006). Benchmark designs for the quartus university interface program (QUIP)."},{"key":"562_CR42","unstructured":"Altera Corporation (2007). Stratix III device handbook."},{"key":"562_CR43","doi-asserted-by":"crossref","unstructured":"Agrawal, B., & Sherwood, T. (2006). Guiding architectural SRAM models. In Proc. computer design (ICCD) (pp. 376\u2013382).","DOI":"10.1109\/ICCD.2006.4380844"},{"key":"562_CR44","unstructured":"ARM (2009). Synthesizable ARM7TDMITM 32-bit RISC performance. Available: www.arm.com\/products\/CPUs\/ARM7TDMIS.html ."},{"key":"562_CR45","doi-asserted-by":"crossref","unstructured":"Smecher, G., et al. (2009). Self-hosted placement for massively parallel processor arrays. In Proc. FPT (pp. 159\u2013166).","DOI":"10.1109\/FPT.2009.5377668"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0562-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-010-0562-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0562-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,7]],"date-time":"2019-06-07T03:33:50Z","timestamp":1559878430000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-010-0562-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12,15]]},"references-count":45,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2012,4]]}},"alternative-id":["562"],"URL":"https:\/\/doi.org\/10.1007\/s11265-010-0562-x","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,12,15]]}}}