{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:38Z","timestamp":1759146938739},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2011,7,28]],"date-time":"2011-07-28T00:00:00Z","timestamp":1311811200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1007\/s11265-011-0604-z","type":"journal-article","created":{"date-parts":[[2011,7,27]],"date-time":"2011-07-27T21:22:32Z","timestamp":1311801752000},"page":"185-197","source":"Crossref","is-referenced-by-count":14,"title":["Architecture and Finite Precision Optimization for Layered LDPC Decoders"],"prefix":"10.1007","volume":"65","author":[{"given":"C\u00e9dric","family":"Marchand","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laura","family":"Conde-Canencia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emmanuel","family":"Boutillon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,7,28]]},"reference":[{"key":"604_CR1","doi-asserted-by":"crossref","unstructured":"Gallager, R. (1963). Low-density parity-check codes. PhD thesis, Cambridge.","DOI":"10.7551\/mitpress\/4347.001.0001"},{"key":"604_CR2","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1109\/18.748992","volume":"45","author":"D MacKay","year":"1999","unstructured":"MacKay, D. (1999). Good error-correcting codes based on very sparse matrices. Transactions on information theory IEEE, 45, 399\u2013431.","journal-title":"Transactions on information theory IEEE"},{"key":"604_CR3","doi-asserted-by":"crossref","first-page":"976","DOI":"10.1109\/TVLSI.2003.817545","volume":"11","author":"MM Mansour","year":"2003","unstructured":"Mansour, M. M., & Shanbhag, N. R. (2003). High-throughput LDPC decoders. IEEE transactions on very large scale integration VLSI systems, 11, 976\u2013996.","journal-title":"IEEE transactions on very large scale integration VLSI systems"},{"key":"604_CR4","doi-asserted-by":"crossref","unstructured":"Brack, T., Alles, M., Kienle, F., & Wehn, N. (2006). A synthesizable IP core for WIMAX 802.16e LDPC code decoding. In 2006 IEEE 17th international symposium on personal, indoor and mobile radio communications (pp.\u00a01\u20135). Helsinki, Finland.","DOI":"10.1109\/PIMRC.2006.254126"},{"key":"604_CR5","doi-asserted-by":"crossref","first-page":"537","DOI":"10.1109\/DSD.2006.63","volume-title":"9th EUROMICRO conference on digital system design: Architectures, methods and tools, 2006. DSD 2006","author":"M Rovini","year":"2006","unstructured":"Rovini, M., Rossi, F., Ciao, P., L\u2019Insalata, N., & Fanucci, L. (2006). Layered decoding of non-layered LDPC codes. In 9th EUROMICRO conference on digital system design: Architectures, methods and tools, 2006. DSD 2006 (pp.\u00a0537\u2013544). Dubrovnick, Croatia."},{"key":"604_CR6","doi-asserted-by":"crossref","unstructured":"Hocevar, D. (2004). A reduced complexity decoder architecture via layered decoding of LDPC codes. In IEEE workshop on signal processing systems, 2004. SIPS 2004 (pp.\u00a0107\u2013112). Austin, USA.","DOI":"10.1109\/SIPS.2004.1363033"},{"key":"604_CR7","doi-asserted-by":"crossref","first-page":"673","DOI":"10.1109\/26.768759","volume":"47","author":"M Fossorier","year":"1999","unstructured":"Fossorier, M., Mihaljevic, M., & Imai, H. (1999). Reduced complexity iterative decoding of low-density parity check codes based on belief propagation. IEEE Transactions on Communications, 47, 673\u2013680.","journal-title":"Transactions on Communications"},{"key":"604_CR8","doi-asserted-by":"crossref","first-page":"533","DOI":"10.1109\/TIT.1981.1056404","volume":"27","author":"R Tanner","year":"1981","unstructured":"R. Tanner (1981). A recursive approach to low complexity codes. IEEE Transactions on Information Theory, 27, 533\u2013547.","journal-title":"IEEE Transactions on Information Theory"},{"key":"604_CR9","doi-asserted-by":"crossref","first-page":"457","DOI":"10.1049\/el:19970362","volume":"33","author":"D MacKay","year":"1997","unstructured":"MacKay, D., & Neal, R. (1997). Near shannon limit performance of low density parity check codes. Electronics Letters, 33, 457\u2013458.","journal-title":"Electronics Letters"},{"key":"604_CR10","doi-asserted-by":"crossref","unstructured":"Mansour, M., & Shanbhag, N. (2002). Low-power VLSI decoder architectures for LDPC codes. In Proceedings of the 2002 international symposium on low power electronics and design, 2002. ISLPED \u201902 (pp.\u00a0284\u2013289). Monterey, USA.","DOI":"10.1145\/566408.566483"},{"key":"604_CR11","unstructured":"I.\u00a0std (2005). Air interface for fixed and mobile broadband wireless access systems. In P802.16e\/D12 Draft (pp.\u00a0100\u2013105). Washington, DC, USA: IEEE."},{"key":"604_CR12","doi-asserted-by":"crossref","unstructured":"Sun, Y., Karkooti, M., & Cavallaro, J. (2006). High throughput, parallel, scalable LDPC encoder\/decoder architecture for OFDM systems. In 2006 IEEE Dallas\/CAS workshop on design, applications, integration and software (pp.\u00a039\u201342). Richarson, USA.","DOI":"10.1109\/DCAS.2006.321028"},{"key":"604_CR13","doi-asserted-by":"crossref","unstructured":"Dielissen, J., Hekstra, A., & Berg, V. (2006). Low cost LDPC decoder for DVB-S2. In Proceedings of design, automation and test in Europe, 2006. DATE \u201906 (Vol.\u00a02, pp.\u00a01\u20136). Munich, Germany.","DOI":"10.1109\/DATE.2006.243816"},{"key":"604_CR14","doi-asserted-by":"crossref","unstructured":"Segard, A., Verdier, F., Declercq, D., & Urard, P. (2006). A DVB-S2 compliant LDPC decoder integrating the horizontal shuffle schedule. In IEEE international symposium on intelligent signal processing and communication systems (ISPACS 2006). Tottori, Japan.","DOI":"10.1109\/ISPACS.2006.364808"},{"key":"604_CR15","doi-asserted-by":"crossref","unstructured":"Bhatt, T., Sundaramurthy, V., Stolpman, V., & McCain, D. (2006). Pipelined block-serial decoder architecture for structured LDPC codes. In IEEE international conference on acoustics, speech and signal processing, 2006. ICASSP 2006 proceedings (Vol.\u00a04, p.\u00a0IV). Toulouse, France.","DOI":"10.1109\/ICASSP.2006.1660946"},{"key":"604_CR16","doi-asserted-by":"crossref","unstructured":"Rovini, M., Gentile, G., Rossi, F., & Fanucci, L. (2007). A minimum-latency block-serial architecture of a decoder for IEEE 802.11n LDPC codes. In IFIP international conference on very large scale integration, 2007. VLSI\u2014SoC 2007 (pp.\u00a0236\u2013241). Atlanta, USA.","DOI":"10.1109\/VLSISOC.2007.4402504"},{"key":"604_CR17","unstructured":"Hu, X.-Y., Eleftheriou, E., Arnold, D.-M., & Dholakia, A. (2001). Efficient implementations of the sum-product algorithm for decoding LDPC codes. In Global telecommunications conference, 2001. GLOBECOM \u201901 (Vol.\u00a02, pp.\u00a01036\u20131036E). IEEE."},{"key":"604_CR18","doi-asserted-by":"crossref","unstructured":"Jones, C., Valles, E., Smith, M., & Villasenor, J. (2003). Approximate-min* constraint node updating for LDPC code decoding. In IEEE military communication conference (pp.\u00a0157\u2013162).","DOI":"10.1109\/MILCOM.2003.1290095"},{"key":"604_CR19","unstructured":"Guilloud, F., Boutillon, E., & Danger, J.-L. (2003). Lambda-min decoding algorithm of regular and irregular LDPC codes. In Proceedings of the 3rd international symposium on turbo codes and related topics."},{"key":"604_CR20","doi-asserted-by":"crossref","unstructured":"Muller, S., Schreger, M., Kabutz, M., Alles, M., Kienle, F., & Wehn, N. (2009). A novel LDPC decoder for DVB-S2 IP. In Design, automation & test in Europe conference & exhibition, 2009. DATE\u201909. Nice, France.","DOI":"10.1109\/DATE.2009.5090867"},{"key":"604_CR21","unstructured":"Dor\u00e9, J. (2007). Optimisation conjointe des codes LDPC et de leurs architecture de d\u00e9codage et mise en oeuvre sur FPGA. PhD thesis, INSA, Rennes, France."},{"key":"604_CR22","doi-asserted-by":"crossref","first-page":"536","DOI":"10.1049\/el:20092323","volume":"45","author":"S Papaharalabos","year":"2009","unstructured":"Papaharalabos, S., & Mathiopoulos, P. (2009). Simplified sum-product algorithm for decoding LDPC codes with optimale performance. Electronics Letters, 45, 536\u2013539.","journal-title":"Electronics Letters"},{"key":"604_CR23","unstructured":"Gones, M., Falcao, G., Goncalves, J., Silva, V., Falcao, M., & Faia, P. (2006). HDL library of processing units for generic and DVB-S2 LDPC decoding. In International conference on signal processing and multimedia applications (SIGMAP2006). Setubal, Portugal."},{"key":"604_CR24","unstructured":"Eljamaly, O., & Sweeney, P. (2007). Alternative approximation of check node algorithm for DVB-S2 LDPC decoder. In Second international conference on systems and networks communications (ICSNC 2007) (pp.\u00a0157\u2013162)."},{"key":"604_CR25","unstructured":"Andreev, A., Bolotov, A., & Scepanovic, R. (2007). Fifo memory with single port memory modules for allowing simultaneous read and write operations. US patent 7181563."},{"key":"604_CR26","unstructured":"Marchand, C., Dor\u00e9, J.-B., Conde-Canencia, L., & Boutillon, E. (2009). Conflict resolution for pipelined layered LDPC decoders. In: IEEE workshop on signal processing systems, 2009. SiPS 2009 (pp.\u00a0220\u2013225). Tampere, Finlande."},{"key":"604_CR27","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/GLOCOM.2009.5425755","volume-title":"Global telecommunications conference, 2009. GLOBECOM 2009","author":"C Marchand","year":"2009","unstructured":"Marchand, C., Dor\u00e9, J.-B., Conde-Canencia, L., & Boutillon, E. (2009). Conflict resolution by matrix reordering for DVB-T2 LDPC decoders. In Global telecommunications conference, 2009. GLOBECOM 2009 (pp.\u00a01\u20136). Honolulu, USA: IEEE."},{"key":"604_CR28","doi-asserted-by":"crossref","unstructured":"Rovini, M., & Martinez, A., (2007). On the addition of an input buffer to an iterative decoder for LDPC codes. In IEEE 65th vehicular technologie conference, VTC2007 (pp.\u00a01995\u20131999). Dublin, Ireland.","DOI":"10.1109\/VETECS.2007.413"},{"key":"604_CR29","unstructured":"D.\u00a0V.\u00a0B. (DVB) (2009). Second generation framing structure, channel coding and modulation systems for broadcasting, interactive services, news gathering and other broadband satellite applications (DVB-S2). European Standard (Telecommunications series) ETSI EN 302 307 V1.2.1 (2009-08)."},{"key":"604_CR30","unstructured":"Yan, Y., Dan, B., Shuangqu, H. Bo, X., Yun, C., & Xiaoyang, Z. (2009). A cost efficient LDPC decoder for DVB-S2. In IEEE 8th international conference on ASIC, 2009. ASICON \u201909 (pp.\u00a01007\u20131010). Changsa, China."},{"key":"604_CR31","unstructured":"Botao, Z., Hengzu, L., Xucan, C., Dongpei, L., & Xiaofei, Y. (2009). Low complexity DVB-S2 LDPC decoder. In Vehicular technologie conference (VTC2009) (pp.\u00a01\u20135). Setubal, Portugal."},{"key":"604_CR32","unstructured":"Urard, P., Paumier, L., Heinrich, V., Raina, N., & Chawla, N. (2008). A 360mw 105b\/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes enabling satellite\u2014transmission portble devices. In Solid-state circuits conference, 2008. ISSCC 2008. Digest of technical papers (pp.\u00a0310\u2013311). IEEE International: San Francisco, USA."},{"key":"604_CR33","doi-asserted-by":"crossref","first-page":"3265","DOI":"10.1109\/GLOCOM.2007.619","volume-title":"Global telecommunications conference, 2007. GLOBECOM \u201907","author":"M Gomes","year":"2007","unstructured":"Gomes, M., Falcao, G., Silva, V., Ferreira, V., Sengo, A., & Falcao, M. (2007). Flexible parallel architecture for DVB-S2 LDPC decoders. In Global telecommunications conference, 2007. GLOBECOM \u201907 (pp.\u00a03265\u20133269). Washington, USA: IEEE."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-011-0604-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-011-0604-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-011-0604-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,8]],"date-time":"2023-06-08T12:16:22Z","timestamp":1686226582000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-011-0604-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7,28]]},"references-count":33,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2011,11]]}},"alternative-id":["604"],"URL":"https:\/\/doi.org\/10.1007\/s11265-011-0604-z","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,7,28]]}}}