{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,4,17]],"date-time":"2024-04-17T02:49:35Z","timestamp":1713322175271},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2011,10,27]],"date-time":"2011-10-27T00:00:00Z","timestamp":1319673600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1007\/s11265-011-0631-9","type":"journal-article","created":{"date-parts":[[2011,10,25]],"date-time":"2011-10-25T22:10:18Z","timestamp":1319580618000},"page":"415-431","source":"Crossref","is-referenced-by-count":13,"title":["Logic and Memory Design Based on Unequal Error Protection for Voltage-scalable, Robust and Adaptive DSP Systems"],"prefix":"10.1007","volume":"68","author":[{"given":"Georgios","family":"Karakonstantis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debabrata","family":"Mohapatra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,10,27]]},"reference":[{"key":"631_CR1","unstructured":"Rabaey, J., Chandrakasan, A., & Nikolic, B. (2002). Digital integated circuits. Prentice Hall."},{"key":"631_CR2","doi-asserted-by":"crossref","unstructured":"Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., & De, V. (2003). Parameter variations and impact on circuits and microarchitecture. IEEE Design Automation Conf., 338\u2013342.","DOI":"10.1145\/775832.775920"},{"issue":"10","key":"631_CR3","doi-asserted-by":"crossref","first-page":"1461","DOI":"10.1109\/TVLSI.2009.2025279","volume":"18","author":"G Karakonstantis","year":"2010","unstructured":"Karakonstantis, G., Banerjee, N., & Roy, K. (2010). Process-variation resilient & voltage scalable DCT architecture for robust low-power computing. IEEE Trans VLSI Systems, 18(10), 1461\u20131470.","journal-title":"IEEE Trans VLSI Systems"},{"issue":"5","key":"631_CR4","doi-asserted-by":"crossref","first-page":"497","DOI":"10.1109\/TVLSI.2004.826201","volume":"12","author":"B Shim","year":"2004","unstructured":"Shim, B., Sridhara, S. R., & Shanbhag, N. (2004). Reliable low-power digital signal processing via reduced precision redundancy. IEEE Trans VLSI Systems, 12(5), 497\u2013510.","journal-title":"IEEE Trans VLSI Systems"},{"issue":"12","key":"631_CR5","doi-asserted-by":"crossref","first-page":"1859","DOI":"10.1109\/TCAD.2005.852295","volume":"24","author":"S Mukhopadhyay","year":"2005","unstructured":"Mukhopadhyay, S., Mahmoodi, H., & Roy, K. (2005). Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS. IEEE Trans CAD, 24(12), 1859\u20131880.","journal-title":"IEEE Trans CAD"},{"issue":"4","key":"631_CR6","doi-asserted-by":"crossref","first-page":"956","DOI":"10.1109\/JSSC.2007.917509","volume":"44","author":"L Chang","year":"2008","unstructured":"Chang, L., Montoye, R. K., Nakamura, Y., Batson, K. A., Eickemeyer, R. J., Dennard, R. H., et al. (2008). An 8T- SRAM for variability tolerance and low-voltage operation in high-performance caches. IEEE Journal of Solid-State Circuits, 44(4), 956\u2013963.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"631_CR7","unstructured":"Ik Joon Chang, Mohapatra, D., & Roy, K. (2009). A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors. IEEE Design Automation Conference, 670\u2013675."},{"key":"631_CR8","unstructured":"Chiang, J.-S., Chiu, Y.-F., & Chang, T.-H. (2001). A high throughput 2- dimensional DCT\/IDCT architecture for real-time image and video system. IEEE ICECS, 867\u2013870."},{"issue":"5","key":"631_CR9","doi-asserted-by":"crossref","first-page":"693","DOI":"10.1109\/4.760381","volume":"34","author":"T Xanthopoulos","year":"1999","unstructured":"Xanthopoulos, T., & Chandrakasan, A. (1999). Low-Power IDCT macrocell for MPEG-2 MP@ML exploiting data distribution properties for minimal activity. IEEE Journal of Solid-State Circuits, 34(5), 693\u2013703.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"631_CR10","doi-asserted-by":"crossref","unstructured":"Lengwehasatit, K., & Ortega, A. (1998). DCT computation based on variable complexity fast approximations. IEEE ICIP.","DOI":"10.1109\/ICIP.1998.999000"},{"issue":"8","key":"631_CR11","doi-asserted-by":"crossref","first-page":"1127","DOI":"10.1109\/TCAD.2009.2022197","volume":"28","author":"N Banerjee","year":"2009","unstructured":"Banerjee, N., Karakonstantis, G., & Roy, K. (2009). Design methodology for low power dissipation and parametric robustness through output quality modulation: application to color interpolation filtering. IEEE Trans CAD, 28(8), 1127\u20131137.","journal-title":"IEEE Trans CAD"},{"key":"631_CR12","unstructured":"Bhaskaran, V., & Konstantinides, K. (1996). Image and video compression standard algorithms and architecture. Kluwer Publishers."},{"key":"631_CR13","unstructured":"http:\/\/r0k.us\/graphics\/kodak\/"},{"key":"631_CR14","unstructured":"Kim, C. H., Roy, K., Hsu, S., Krishnamurthy, R. K., & Borkar, S. (2005). On-die CMOS leakage current sensor for measuring process variation in sub- 90\u00a0nm generations. IEEE ICIDT, 221\u2013222."},{"key":"631_CR15","unstructured":"Synopsys Design Compiler, www.synopsys.com"},{"key":"631_CR16","unstructured":"ARMLIBS 90\u00a0nm, http:\/\/www.arm.com\/"},{"key":"631_CR17","unstructured":"Mentor Graphics Calibre, www.mentor.com"},{"key":"631_CR18","unstructured":"Kulkarni, S. (2003). New level converters and level converting Logic circuits for multi-VDD low power design. IEEE System-on-Chip."},{"issue":"8","key":"631_CR19","first-page":"1054","volume":"17","author":"SC Hsia","year":"2007","unstructured":"Hsia, S. C., & Chou, S.-W. (2007). VLSI implementation of high- performance error concealment processor for TV broadcasting. IEEE Trans CSVT, 17(8), 1054\u20131064.","journal-title":"IEEE Trans CSVT"},{"key":"631_CR20","doi-asserted-by":"crossref","unstructured":"Karakonstantis, G., Roy, K., & Chatterjee, A. (2011). Concealing the Nanometer \u201cPandora Box\u201d: Cross Layer Design Techniques for Variation Aware Low Power Systems. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 19\u201329.","DOI":"10.1109\/JETCAS.2011.2135590"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-011-0631-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-011-0631-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-011-0631-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,18]],"date-time":"2019-06-18T16:06:39Z","timestamp":1560873999000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-011-0631-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10,27]]},"references-count":20,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,9]]}},"alternative-id":["631"],"URL":"https:\/\/doi.org\/10.1007\/s11265-011-0631-9","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10,27]]}}}