{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,7]],"date-time":"2026-02-07T03:18:21Z","timestamp":1770434301953,"version":"3.49.0"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2011,12,4]],"date-time":"2011-12-04T00:00:00Z","timestamp":1322956800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1007\/s11265-011-0642-6","type":"journal-article","created":{"date-parts":[[2011,12,3]],"date-time":"2011-12-03T22:25:11Z","timestamp":1322951111000},"page":"161-171","source":"Crossref","is-referenced-by-count":17,"title":["Designing Fast Fourier Transform Accelerators for Orthogonal Frequency-Division Multiplexing Systems"],"prefix":"10.1007","volume":"69","author":[{"given":"Waqar","family":"Hussain","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabio","family":"Garzia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tapani","family":"Ahonen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jari","family":"Nurmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2011,12,4]]},"reference":[{"key":"642_CR1","doi-asserted-by":"crossref","unstructured":"Brunelli, C., Garzia, F., & Nurmi, J. (2008). A Coarse-Grain Reconfigurable Architecture for Multimedia Applications Featuring Subword Computation Capabilities. In Journal of real-time image processing (Vol.\u00a03, Nos. 1\u20132, pp.\u00a021\u201332). Springer-Verlag. doi: 10.1007\/s11554-008-0071-3 .","DOI":"10.1007\/s11554-008-0071-3"},{"issue":"5","key":"642_CR2","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H Singh","year":"2000","unstructured":"Singh, H., Lee, M.\u00a0H., Lu, G., Kurdahi, F.\u00a0J., Bagherzadeh, N., & Filho, E.\u00a0M.\u00a0C. (2000). Morphosys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers, 49(5), 465\u2013481.","journal-title":"IEEE Transactions on Computers"},{"key":"642_CR3","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","volume":"2778","author":"B Mei","year":"2003","unstructured":"Mei, B., Vernalde, S., Verkest, D., Man, H.\u00a0D., & Lauwereins, R. (2003). ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. Field-Programmable Logic and Applications, 2778, 61\u201370, ISBN 978-3-540-40822-2.","journal-title":"Field-Programmable Logic and Applications"},{"issue":"2","key":"642_CR4","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1023\/A:1024499601571","volume":"26","author":"V Baumgarte","year":"2003","unstructured":"Baumgarte, V., Ehlers, G., May, F., Nuckel, A., Vorbach, M., & Weinhardt, M. (2003). PACT XPP-A self-reconfigurable data processing architecture. The Journal of Supercomputing, 26(2), 167\u2013184.","journal-title":"The Journal of Supercomputing"},{"key":"642_CR5","volume-title":"Proc. 19th international conference on field programmable logic and applications (FPL 2009)","author":"F Garzia","year":"2009","unstructured":"Garzia, F., Hussain, W., & Nurmi, J. (2009). CREMA, a coarse-grain re-configurable array with mapping adaptiveness. In Proc. 19th international conference on field programmable logic and applications (FPL 2009). Prague, Czech Republic: IEEE."},{"key":"642_CR6","doi-asserted-by":"crossref","unstructured":"Hussain, W., Garzia, F., & Nurmi, J. (2010). Evaluation of Radix-2 and Radix-4 FFT Processing on a Reconfigurable Platform. In Proceedings of the 13th IEEE international symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS\u201910) (pp. 249\u2013254). IEEE. ISBN 978-1-4244-6610-8.","DOI":"10.1109\/DDECS.2010.5491775"},{"key":"642_CR7","doi-asserted-by":"crossref","unstructured":"Garzia, F., Hussain, W., Airoldi, R., & Nurmi, J. (2009). A reconfigurable soc tailored to software defined radio applications. In Proc of 27th Norchip conference. Trondheim (NO).","DOI":"10.1109\/NORCHP.2009.5397829"},{"key":"642_CR8","unstructured":"IEEE Standard for Information Technology\u2013Telecommunications and Information Exchange Between Systems\u2013Local and Metropolitan Area Networks\u2013Specific requirements Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications Amendment 5: Enhancements for Higher Throughput. IEEE, 3 Park Avenue, NY 10016-5997, USA, Oct 2009, E-ISBN: 978-0-7381-6046-7, Print ISBN: 978-0-7381-6047-4."},{"key":"642_CR9","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1007\/s11265-008-0264-9","volume":"56","author":"F Bo","year":"2009","unstructured":"Bo, F., & Ampadu, P. (2009). An area efficient FFT\/IFFT processor for MIMO-OFDM WLAN 802.11n. Journal of Signal Processing Systems, 56, 59\u201368. ISSN: 1939\u20138018.","journal-title":"Journal of Signal Processing Systems"},{"issue":"4","key":"642_CR10","doi-asserted-by":"crossref","first-page":"807","DOI":"10.1109\/TCSI.2006.888664","volume":"54","author":"YW Lin","year":"2007","unstructured":"Lin, Y.\u00a0W., & Lee, C.\u00a0Y. (2007). Design of an FFT\/IFFT processor for MIMO OFDM systems. IEEE Transactions on Circuits and System I, Reg. Papers, 54(4), 807\u2013815.","journal-title":"IEEE Transactions on Circuits and System I, Reg. Papers"},{"key":"642_CR11","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","volume":"19","author":"JW Cooley","year":"1965","unstructured":"Cooley, J.\u00a0W., & Tukey, J.\u00a0W. (1965). An algorithm for the machine calculation of complex Fourier series. Mathematics of Computation, 19, 297\u2013301.","journal-title":"Mathematics of Computation"},{"key":"642_CR12","isbn-type":"print","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1109\/ISSOC.2010.5625545","volume-title":"Proc. international symposium on system-on-chip 2010","author":"W Hussain","year":"2010","unstructured":"Hussain, W., Garzia, F., & Nurmi, J. (2010). Exploiting control management to accelerate radix-4 fft on a reconfigurable platform. In Proc. international symposium on system-on-chip 2010 (pp. 154\u2013157). Tampere: IEEE. ISBN: 978-1-4244-8276-4.","ISBN":"https:\/\/id.crossref.org\/isbn\/9781424482"},{"key":"642_CR13","unstructured":"Kylliainen, J., Ahonen, T., & Nurmi, J. (2007). General-purpose embedded processor cores\u2014the COFFEE RISC example. In J. Nurmi (Ed.), Processor design: System-on-chip computing for ASICs and FPGAs (Ch. 5, pp. 83\u2013100). Kluwer Academic Publishers\/Springer Publishers. ISBN-10: 1402055293, ISBN-13: 978-1-4020-5529-4."},{"key":"642_CR14","doi-asserted-by":"crossref","first-page":"487","DOI":"10.1109\/FPL.2008.4629990","volume-title":"Proc. 18th International conference on field programmable logic and applications, (FPL 2008)","author":"C Brunelli","year":"2008","unstructured":"Brunelli, C., Garzia, F., Giliberto, C., & Nurmi, J. (2008). A dedicated dma logic addressing a time multiplexed memory to reduce the effects of the system buss bottleneck. In Proc. 18th International conference on field programmable logic and applications, (FPL 2008) (pp. 487\u2013490). Germany: Heidelberg, 8\u201310 September 2008."},{"key":"642_CR15","unstructured":"Garzia, F., Brunelli, C., & Nurmi, J. (2008). A pipelined infrastructure for the distribution of the configuration bitstream in a coarse-grain reconfigurable array. In Proceedings of the 4th international workshop on Reconfigurable Communication-Centric System-on-Chip (ReCoSoC\u201908) (pp. 188\u2013191). Univ Montpellier II, ISBN:978-84-691-3603-4."},{"key":"642_CR16","unstructured":"Garzia, F. (2009). From run-time reconfigurable coarse-grain arrays to application-specific accelerators design, Ph.D. dissertation, Tampere University of Technology (TUT), Department of Computer Systems (DCS), Tampere, Finland, December 2009, 125 pages, TUT Publications 860, ISSN: 1459-2045, ISBN: 978-952-15-2280-2."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-011-0642-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-011-0642-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-011-0642-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,20]],"date-time":"2019-06-20T08:02:38Z","timestamp":1561017758000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-011-0642-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12,4]]},"references-count":16,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2012,11]]}},"alternative-id":["642"],"URL":"https:\/\/doi.org\/10.1007\/s11265-011-0642-6","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,12,4]]}}}