{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T02:42:41Z","timestamp":1649040161206},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2012,6,7]],"date-time":"2012-06-07T00:00:00Z","timestamp":1339027200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1007\/s11265-012-0677-3","type":"journal-article","created":{"date-parts":[[2012,6,6]],"date-time":"2012-06-06T02:13:30Z","timestamp":1338948810000},"page":"329-338","source":"Crossref","is-referenced-by-count":2,"title":["Multi-rate Polyphase DSP and LMS Calibration Schemes for Oversampled ADCs"],"prefix":"10.1007","volume":"69","author":[{"given":"Subhanshu","family":"Gupta","sequence":"first","affiliation":[]},{"given":"Yi","family":"Tang","sequence":"additional","affiliation":[]},{"given":"Jeyanandh","family":"Paramesh","sequence":"additional","affiliation":[]},{"given":"David J.","family":"Allstot","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2012,6,7]]},"reference":[{"key":"677_CR1","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1109\/JSSC.2009.2038123","volume":"45","author":"CT Peach","year":"2010","unstructured":"Peach, C. T., Moon, U.-K., & Allstot, D. J. (2010). An 11.1\u00a0mW 42 MS\/s 10b ADC with two-step settling in 0.18\u00a0\u03bcm CMOS. IEEE Journal of Solid-State Circuits, 45, 391\u2013400.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"677_CR2","doi-asserted-by":"crossref","unstructured":"Rutten, R., Breems, L. J., & Wetzker, G. (2006). Digital calibration of a continuous-time cascaded \u03a3\u0394 modulator based on variance derivative estimation. IEEE Processing European Solid-State Circuits Conference, pp. 199\u2013202.","DOI":"10.1109\/ESSCIR.2006.307565"},{"key":"677_CR3","doi-asserted-by":"crossref","first-page":"368","DOI":"10.1109\/JSSC.2009.2036759","volume":"45","author":"Y-S Shu","year":"2010","unstructured":"Shu, Y.-S., Kamiishi, J., Tomioka, K., Hamashita, K., & Song, B.-S. (2010). LMS-Based noise leakage calibration of cascaded continuous-time modulators. IEEE Journal of Solid-State Circuits, 45, 368\u2013379.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"677_CR4","unstructured":"Bosi, A., Panigada, A., Cesura, G., & Castello, R. (2005). An 80\u00a0MHz 4X oversampled cascaded \u03a3\u0394-pipeline ADC with 75\u00a0dB DR and 87\u00a0dB SFDR. IEEE International Solid- State Circuits Conference, pp. 174\u2013175."},{"key":"677_CR5","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/MM.2006.33","volume":"26","author":"B Murmann","year":"2006","unstructured":"Murmann, B. (2006). Digitally assisted analog circuits. IEEE Micro, 26, 38\u201347.","journal-title":"IEEE Micro"},{"key":"677_CR6","doi-asserted-by":"crossref","first-page":"621","DOI":"10.1109\/82.850421","volume":"47","author":"G Cauwenberghs","year":"2000","unstructured":"Cauwenberghs, G., & Temes, G. C. (2000). Adaptive digital correction of analog errors in MASH ADCs-I. Off-line and blind on-line calibration. IEEE Transactions Circuits and Systems-II: Analog and Digital Signal Processing, 47, 621\u2013628.","journal-title":"IEEE Transactions Circuits and Systems-II: Analog and Digital Signal Processing"},{"key":"677_CR7","doi-asserted-by":"crossref","first-page":"629","DOI":"10.1109\/82.850422","volume":"47","author":"P Kiss","year":"2000","unstructured":"Kiss, P., Silva, J., Wiesbauer, A., Sun, T., Moon, U.-K., Stonick, J. T., et al. (2000). Adaptive digital correction of analog errors in MASH ADCs. II. Correction using test-signal injection. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 47, 629\u2013638.","journal-title":"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"},{"key":"677_CR8","doi-asserted-by":"crossref","unstructured":"Gupta, S., Tang, Y., Cheng, K.-W., Paramesh, J., & Allstot, D. J. (2011). Multi-rate polyphase DSP and LMS calibration schemes for oversampled data conversion systems. IEEE Acoustics, Speech and Signal Processing Conference, pp.1585\u20131588.","DOI":"10.1109\/ICASSP.2011.5946799"},{"key":"677_CR9","doi-asserted-by":"crossref","unstructured":"Schreier, R., & Temes, G. C. (2004). Understanding delta sigma data converters. IEEE Wiley Press.","DOI":"10.1109\/9780470546772"},{"key":"677_CR10","doi-asserted-by":"crossref","unstructured":"Tang, Y., Gupta, S., Paramesh, J., & Allstot, D. (2007). A digital-summing feedforward \u03a3\u0394 modulator and its application to a cascade ADC. IEEE International Symposium on Circuits and Systems, May pp. 485\u2013488.","DOI":"10.1109\/ISCAS.2007.378569"},{"key":"677_CR11","volume-title":"Adaptive filtering: Algorithms and practical implementation","author":"PR Diniz","year":"2002","unstructured":"Diniz, P. R. (2002). Adaptive filtering: Algorithms and practical implementation (2nd ed.). Boston, MA: Kluwer Academic. Ch. 3.","edition":"2"},{"key":"677_CR12","doi-asserted-by":"crossref","first-page":"1205","DOI":"10.1109\/4.859511","volume":"35","author":"RB Staszewski","year":"2000","unstructured":"Staszewski, R. B. (2000). A 550-MSample\/s 8-Tap FIR digital filter for magnetic recording read channels. IEEE Journal of Solid-State Circuits, 35, 1205\u20131210.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"677_CR13","doi-asserted-by":"crossref","unstructured":"Ahmed, N. Y., Ashour, M. A., & Nassar, A. M. (2009). Power efficient polyphase comb decimation filters for \u03a3\u0394 modulators in multi-rate digital receivers. European Conference on Circuit Theory and Design, pp. 719\u2013722.","DOI":"10.1109\/ECCTD.2009.5275093"},{"key":"677_CR14","volume-title":"Discrete-time signal processing","author":"AV Oppenheim","year":"1989","unstructured":"Oppenheim, A. V., & Schafer, R. W. (1989). Discrete-time signal processing. Englewood Cliffs, N.J.: Prentice Hall."},{"key":"677_CR15","unstructured":"Mathe, L. K.-A. (2001). Noise cancellation circuit in a quadrature downconverter. U.S. Patent #6243430, June 5, 2001."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-012-0677-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-012-0677-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-012-0677-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,29]],"date-time":"2019-06-29T11:28:24Z","timestamp":1561807704000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-012-0677-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6,7]]},"references-count":15,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2012,12]]}},"alternative-id":["677"],"URL":"https:\/\/doi.org\/10.1007\/s11265-012-0677-3","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6,7]]}}}