{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,2,29]],"date-time":"2024-02-29T08:32:37Z","timestamp":1709195557802},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2012,10,12]],"date-time":"2012-10-12T00:00:00Z","timestamp":1350000000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1007\/s11265-012-0703-5","type":"journal-article","created":{"date-parts":[[2012,10,11]],"date-time":"2012-10-11T07:52:18Z","timestamp":1349941938000},"page":"261-273","source":"Crossref","is-referenced-by-count":5,"title":["Efficient Loop Scheduling for Chip Multiprocessors with Non-Volatile Main Memory"],"prefix":"10.1007","volume":"71","author":[{"given":"Jiayi","family":"Du","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingtong","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin H. -M.","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,10,12]]},"reference":[{"key":"703_CR1","unstructured":"AMD (2005). http:\/\/www.cpushack.com\/Am29k.html . Accessed 13 June 2005"},{"key":"703_CR2","unstructured":"Chao, L.F. (1993). Schdeduling and Behavioral Transformations for Parallel Systems. Ph.D. thesis, Princeton University, USA."},{"issue":"3","key":"703_CR3","first-page":"229","volume":"16","author":"LF Chao","year":"1997","unstructured":"Chao, L.F., Lapaugh, A.S., Sha, E.H.M. (1997). Rotation scheduling: a loop pipelining algorithm. IEEE TCAD, 16(3), 229\u2013239.","journal-title":"IEEE TCAD"},{"key":"703_CR4","volume-title":"Introduction to Algorithms","author":"TH Cormen","year":"2002","unstructured":"Cormen, T.H., Leiserson, C.E., Rivest, R.L., Stein, C. (2002). Introduction to Algorithms (3rd edn.). MIT Prees, USA.","edition":"3"},{"key":"703_CR5","volume-title":"DAC \u201907","author":"K Hakduran","year":"2007","unstructured":"Hakduran, K., Mahmut, K., Ehat, E., Ozcan, O. (2007). Reducing off-chip memory access costs using data recomputation in embedded chip multi-processors. In: DAC \u201907 (pp.\u00a0224\u2013229). New York, USA."},{"key":"703_CR6","unstructured":"Hofstee, H.P. (2005). Power effcient processor architecure and the cell processor. In: HPCA \u201905 (pp. 258\u2013262). San\u00a0Francisco, California, USA."},{"key":"703_CR7","unstructured":"Hu, J.T., Xue, C.J., Tseng, W.C., et\u00a0al. (2010). Reducing write activities on non-volatile memories in embedded cmps via data migration and recomputation. In: DAC\u201910 (pp. 350\u2013355). Anaheim, California, USA."},{"key":"703_CR8","unstructured":"Leiserson, C., Rose, F., Saxe, J.B. (1983). Optimizing synchronous circuitry by retiming. In: 3rd Caltech Conf. VLSI (pp. 87\u2013116). California, USA."},{"key":"703_CR9","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"C Leiserson","year":"1991","unstructured":"Leiserson, C., Rose, F., Saxe, J.B. (1991). Retiming synchronous circuitry. Algorithmica, 6, 5\u201335.","journal-title":"Algorithmica"},{"key":"703_CR10","unstructured":"Liu, D., Wang, T.Z., Wang, Y., Qin, Z.W., Shao, Z.L. (2011). Pcm-ftl: a write-activity-aware nand flash memory management scheme for pcm-based embedded systems. In: RTSS\u201911 (pp. 357\u2013366). Vienna, Austria."},{"key":"703_CR11","unstructured":"Liu, D., Wang, T.Z., Wang, Y., Qin, Z.W., Shao, Z.L. (2012). A block-level flash memory management scheme for reducing write activities in pcm-based embedded systems. In: DATE\u201912 (pp. 1447\u20131450). Dresden, mGermany."},{"issue":"3","key":"703_CR12","first-page":"564","volume":"23","author":"D Liu","year":"2012","unstructured":"Liu, D., Wang, Y., Shao, Z., Guo, M., Xue, J. (2012). Optimally maximizing iteration-level loop parallelism. IEEE TPDS, 23(3), 564\u2013572.","journal-title":"IEEE TPDS"},{"key":"703_CR13","unstructured":"Project, P. (2010). http:\/\/www.pdl.cmu.edu\/NVM\/index.shtml . Accessed 15 July 2011"},{"key":"703_CR14","unstructured":"Qureshi, M.K., Srinivasan, V., Rivers, J.A. (2009). Scalable high performance main memory system using phase-change memory technology. In: ISCA \u201909 (pp. 24\u201333). Austin, Texas, USA."},{"key":"703_CR15","unstructured":"Samsung (2011). http:\/\/www.eetimes.com\/electronics-news\/4230958\/ISSCC\u2013Samsung-preps-8-Gbit-phase-change-memory . Accessed 2 Dec 2011"},{"key":"703_CR16","first-page":"91","volume-title":"GLSVLSI \u201910","author":"L Shi","year":"2010","unstructured":"Shi, L., Xue, C.J., Hu, J.T., Tseng, W.C., Zhou, X.H., Sha, E.H.M. (2010). Write activity reduction on flash main memory via smart victim cache. In: GLSVLSI \u201910 (pp. 91\u201394). Providence, Rhode Island."},{"key":"703_CR17","unstructured":"Sony (2011). http:\/\/www.enet.com.cn\/article\/2012\/0223\/ . Accessed 23 Feb 2012"},{"key":"703_CR18","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1145\/774789.774792","volume-title":"CODES \u201902","author":"T Stefanov","year":"2002","unstructured":"Stefanov, T., Kienhuis, B., Deprettere, E. (2002). Algorithmic transformation techniques for efficient exploration of alternative application instances. In: CODES \u201902 (pp. 7\u201312). Estes Park CO, USA."},{"key":"703_CR19","unstructured":"TI (2011). http:\/\/www.engadget.com\/2011\/06\/02\/texas-instruments-announces-multi-core-1-8ghz-omap4470-arm-proc\/ . Accessed 2 June 2011"},{"key":"703_CR20","first-page":"164","volume-title":"EUC (pp","author":"C Xue","year":"2005","unstructured":"Xue, C., Shao, Z.L., Liu, M.L., Qiu, M.K., Sha, E.H.M. (2005). Optimizing nested loops with iterational and instructional retiming. In: EUC (pp. 164\u2013173). Nagasaki, Japan."},{"issue":"3","key":"703_CR21","first-page":"1","volume":"9","author":"CJ Xue","year":"2010","unstructured":"Xue, C.J., Hu, J., Shao, Z., Sha, E.H.M. (2010). Iterational retiming with partitioning: loop scheduling with complete memory latency hiding. ACM TECS, 9(3), 1\u201326.","journal-title":"ACM TECS"},{"issue":"1","key":"703_CR22","first-page":"379","volume":"55","author":"CJ Xue","year":"2008","unstructured":"Xue, C.J., Jia, Z., Shao, Z., Wang, M., Sha, E.H.M. (2008). Optimized address assignment with array and loop transformations for minimizing schedule length. IEEE TCS, 55(1), 379\u2013389.","journal-title":"IEEE TCS"},{"key":"703_CR23","unstructured":"Zhou, P., Zhao, B., Yang, J., Zhang, Y. (2009). A durable and energy efficient main memory using phase change memory technology. In: ISCA \u201909 (pp. 14\u201323). Austin, Texas, USA."},{"issue":"4","key":"703_CR24","doi-asserted-by":"crossref","first-page":"590","DOI":"10.1145\/950162.950168","volume":"2","author":"QF Zhuge","year":"2003","unstructured":"Zhuge, Q.F., Xiao, B., Sha, E.H.M. (2003). Code size reduction technique and implementation for software-pipelined dsp application. ACM TECS, 2(4), 590\u2013613.","journal-title":"ACM TECS"},{"issue":"4","key":"703_CR25","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1016\/j.micpro.2005.11.002","volume":"30","author":"QF Zhuge","year":"2006","unstructured":"Zhuge, Q.F., Xue, C., Shao, Z.L., Liu, M.L., Qiu, M.K., Sha, E.H.M. (2006). Design optimization and space minimization considering timing and code size via retiming and unfolding. Microprocessors and Microsystems, 30(4), 173\u2013183.","journal-title":"Microprocessors and Microsystems"},{"key":"703_CR26","unstructured":"Zivojnovic, V., Martinez, J., Schlager, C., Meyr, H. (1994). Dspstone: a dsp-oriented benchmarking methodology. In: ICSPAT\u201994. Dallas, Texas, USA."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-012-0703-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-012-0703-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-012-0703-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:22:20Z","timestamp":1559377340000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-012-0703-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,10,12]]},"references-count":26,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,6]]}},"alternative-id":["703"],"URL":"https:\/\/doi.org\/10.1007\/s11265-012-0703-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,10,12]]}}}