{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:52:09Z","timestamp":1761663129844},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2012,12,12]],"date-time":"2012-12-12T00:00:00Z","timestamp":1355270400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1007\/s11265-012-0716-0","type":"journal-article","created":{"date-parts":[[2012,12,10]],"date-time":"2012-12-10T23:38:41Z","timestamp":1355182721000},"page":"189-200","source":"Crossref","is-referenced-by-count":11,"title":["Least Squares Based Coupling Cancelation for MLC NAND Flash Memory with a Small Number of Voltage Sensing Operations"],"prefix":"10.1007","volume":"71","author":[{"given":"Dong-hwan","family":"Lee","sequence":"first","affiliation":[]},{"given":"Wonyong","family":"Sung","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2012,12,12]]},"reference":[{"issue":"4","key":"716_CR1","doi-asserted-by":"crossref","first-page":"919","DOI":"10.1109\/JSSC.2008.917558","volume":"43","author":"K Park","year":"2008","unstructured":"Park, K., Kang, M., Kim, D., Hwang, S., Choi, B., Lee, Y., Kim, C., Kim, K. (2008). A zeroing cell-to-cell interference page architecture with temporary LSB storing and parallel MSB program scheme for MLC NAND flash memories. IEEE Journal of Solid-State Circuits, 43(4), 919\u2013928.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"716_CR2","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1109\/JSSC.2008.2007152","volume":"44","author":"R Cernea","year":"2009","unstructured":"Cernea, R., Pham, L., Moogat, F., Chan, S., Le, B., Li, Y., Tsao, S., Tseng, T., Nguyen, K., Li, J., et al. (2009). A 34 MB\/s MLC write throughput 16 Gb NAND with all bit line architecture on 56 nm technology. IEEE Journal of Solid-State Circuits, 44(1), 186\u2013194.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"716_CR3","doi-asserted-by":"crossref","unstructured":"Liu, W., Rho, J., Sung, W. (2006). Low-power high-throughput BCH error correction VLSI design for multi-level cell NAND flash memories. In Proceedings of IEEE Workshop on Signal Processing Systems Design and Implementation (SiPS) (pp. 303\u2013308).","DOI":"10.1109\/SIPS.2006.352599"},{"key":"716_CR4","unstructured":"Chen, B., Zhang, X., Wang, Z. (2008). Error correction for multi-level NAND flash memory using Reed\u2013Solomon codes. In Proceedings of IEEE Workshop on Signal Processing Systems (SiPS) (pp. 94\u201399)."},{"key":"716_CR5","unstructured":"Micron Technology, Inc., 64 Gb, 128 Gb, 256 Gb, 512 Gb Asynchronous\/Synchronous NAND Features [Online]. Available: https:\/\/www.micron.com\/parts\/nand-flash\/mass-storage ."},{"issue":"2","key":"716_CR6","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1109\/TCSI.2010.2071990","volume":"58","author":"G Dong","year":"2011","unstructured":"Dong, G., Xie, N., Zhang, T. (2011). On the use of soft-decision error-correction codes in NAND flash memory. IEEE Transactions on Circuits and Systems I: Regular Papers, 58(2), 429\u2013439.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"716_CR7","unstructured":"Wang, J., Courtade, T., Shankar, H., Wesel, R. (2011). Soft information for LDPC decoding in flash: Mutual-information optimized quantization. In Proceedings of IEEE Global Communications Conference (GLOBECOM) (pp. 5\u20139)."},{"issue":"12","key":"716_CR8","doi-asserted-by":"crossref","first-page":"2302","DOI":"10.1109\/TVLSI.2011.2174389","volume":"20","author":"C Yang","year":"2012","unstructured":"Yang, C., Emre, Y., Chakrabarti, C. (2012). Product code schemes for error correction in MLC NAND flash memories. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(12), 2302\u20132314.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"716_CR9","unstructured":"Kim, J., Lee, D., Sung, W. (2012). Performance of rate 0.96 (68254, 65536) EG-LDPC code for NAND flash memory error correction. In Proceedings of IEEE International Conferences on Communication (ICC) workshop on emerging data storage technologies (pp. 1\u20135)."},{"issue":"10","key":"716_CR10","doi-asserted-by":"crossref","first-page":"2718","DOI":"10.1109\/TCSI.2010.2046966","volume":"57","author":"G Dong","year":"2010","unstructured":"Dong, G., Li, S., Zhang, T. (2010). Using data postcompensation and predistortion to tolerate cell-to-cell interference in MLC NAND flash memory. IEEE Transactions on Circuits and Systems I: Regular Papers, 57(10), 2718\u20132728.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"3","key":"716_CR11","doi-asserted-by":"crossref","first-page":"624","DOI":"10.1109\/TMAG.2010.2101054","volume":"47","author":"D Park","year":"2011","unstructured":"Park, D., & Lee, J. (2011). Floating-gate coupling canceler for multi-level cell NAND flash. IEEE Transactions on Magnetics, 47(3), 624\u2013628.","journal-title":"IEEE Transactions on Magnetics"},{"key":"716_CR12","doi-asserted-by":"crossref","unstructured":"Jeon, M., Kim, K., Shin, B., Lee, J. (2011). Interference compensation technique for multilevel flash memory. In Proceedings of IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS) (pp. 1\u20134).","DOI":"10.1109\/MWSCAS.2011.6026353"},{"key":"716_CR13","doi-asserted-by":"crossref","unstructured":"Prall, K. (2007). Scaling non-volatile memory below 30 nm. In Proceedings of 22nd IEEE non-volatile semiconductor memory workshop (pp. 5\u201310).","DOI":"10.1109\/NVSMW.2007.4290561"},{"issue":"11","key":"716_CR14","doi-asserted-by":"crossref","first-page":"1149","DOI":"10.1109\/4.475701","volume":"30","author":"K Suh","year":"1995","unstructured":"Suh, K., Suh, B., Lim, Y., Kim, J., Choi, Y., Koh, Y., Lee, S., Kwon, S., Choi, B., Yum, J., Choi, J., Kim, J., Lim, H. (1995). A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme. IEEE Journal of Solid-State Circuits, 30(11), 1149\u20131156.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"5","key":"716_CR15","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/55.998871","volume":"23","author":"J Lee","year":"2002","unstructured":"Lee, J., Hur, S., Choi, J. (2002). Effects of floating-gate interference on NAND flash memory cell operation. IEEE Electron Device Letters, 23(5), 264\u2013266.","journal-title":"IEEE Electron Device Letters"},{"issue":"1","key":"716_CR16","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/JSSC.2006.888299","volume":"42","author":"K Takeuchi","year":"2007","unstructured":"Takeuchi, K., Kameda, Y., Fujimura, S., Otake, H., Hosono, K., Shiga, H.,Watanabe, Y., Futatsuyama, T., Shindo, Y., Kojima, M., et al. (2007). A 56-nm CMOS 99-mm2 8-Gb multi-level NAND flash memory with 10-MB\/s program throughput. IEEE Journal of Solid-State Circuits, 42(1), 219\u2013232.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"716_CR17","unstructured":"Li, Y., Lee, S., Fong, Y., Pan, F., Kuo, T., Park, J., Samaddar, T., Nguyen, H., Mui, M., Htoo, K., et al. (2008). A 16 Gb 3 b\/cell NAND flash memory in 56 nm with 8 MB\/s write rate. In Proceedings of IEEE International Solid-State Circuits Conference (ISSCC) (pp. 506\u2013632)."},{"issue":"1","key":"716_CR18","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/TDMR.2004.824360","volume":"4","author":"J Lee","year":"2004","unstructured":"Lee, J., Choi, J., Park, D., Kim, K. (2004). Effects of interface trap generation and annihilation on the data retention characteristics of flash memory cells. IEEE Transactions on Device and Materials Reliability, 4(1), 110\u2013117.","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"key":"716_CR19","doi-asserted-by":"crossref","unstructured":"Fukuda, K., Shimizu, Y., Amemiya, K., Kamoshida, M., Hu, C. (2007). Random telegraph noise in flash memories-model and technology scaling. In Proceedings of IEEE International Electron Devices Meeting (IEDM) (pp. 169\u2013172).","DOI":"10.1109\/IEDM.2007.4418893"},{"key":"716_CR20","doi-asserted-by":"crossref","unstructured":"Lee, D., & Sung, W. (2012). Estimation of NAND Flash memory threshold voltage distribution for optimum soft-decision error correction. IEEE Transactions on Signal Processing, accepted for publication. doi: 10.1109\/TSP.2012.2222399 .","DOI":"10.1109\/TSP.2012.2222399"},{"key":"716_CR21","doi-asserted-by":"crossref","DOI":"10.1002\/0471200611","volume-title":"Elements of information theory","author":"T Cover","year":"1991","unstructured":"Cover, T., & Thomas, J. (1991). Elements of information theory. New York: Wiley Online Library."},{"issue":"9","key":"716_CR22","doi-asserted-by":"crossref","first-page":"1705","DOI":"10.1109\/TVLSI.2011.2160747","volume":"20","author":"G Dong","year":"2012","unstructured":"Dong, G., Pan, Y., Xie, N., Varanasi, C., Zhang, T. (2012). Estimating information-theoretical NAND flash memory storage capacity and its implication to memory system design space exploration. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(9), 1705\u20131714.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"5","key":"716_CR23","doi-asserted-by":"crossref","first-page":"919","DOI":"10.1016\/j.microrel.2010.12.010","volume":"55","author":"P Poliakov","year":"2011","unstructured":"Poliakov, P., Blomme, P., Corbalan, M., Houdt, J., Dehaene, W. (2011). Cross-cell interference variability aware model of fully planar NAND Flash memory including line edge roughness. Microelectronics Reliability, 55(5), 919\u2013924.","journal-title":"Microelectronics Reliability"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-012-0716-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-012-0716-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-012-0716-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,6]],"date-time":"2019-07-06T18:36:01Z","timestamp":1562438161000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-012-0716-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12,12]]},"references-count":23,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,6]]}},"alternative-id":["716"],"URL":"https:\/\/doi.org\/10.1007\/s11265-012-0716-0","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12,12]]}}}