{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:45:28Z","timestamp":1759146328680},"reference-count":67,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2013,3,19]],"date-time":"2013-03-19T00:00:00Z","timestamp":1363651200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1007\/s11265-013-0733-7","type":"journal-article","created":{"date-parts":[[2013,3,18]],"date-time":"2013-03-18T05:28:46Z","timestamp":1363584526000},"page":"83-100","source":"Crossref","is-referenced-by-count":6,"title":["Improving Network-on-Chip-based Turbo Decoder Architectures"],"prefix":"10.1007","volume":"73","author":[{"given":"Maurizio","family":"Martina","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guido","family":"Masera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,3,19]]},"reference":[{"key":"733_CR1","unstructured":"IEEE Std 802.16, part 16: air interface for fixed broadband wireless access systems, Oct. 2004."},{"key":"733_CR2","unstructured":"TS 36.212 v8.0.0: Multiplexing and Channel Coding (FDD) (Release 8), 2007-09."},{"key":"733_CR3","doi-asserted-by":"crossref","unstructured":"Berrou, C., Glavieux, A., Thitimajshima, P. (1993). Near Shannon limit error correcting coding and decoding: turbo codes. In IEEE international conference on communications (pp. 1064\u20131070).","DOI":"10.1109\/ICC.1993.397441"},{"issue":"1","key":"733_CR4","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/TIT.1962.1057683","volume":"IT-8","author":"RG Gallager","year":"1962","unstructured":"Gallager, R.G. (1962). Low density parity check codes. IRE Transactions on Information Theory, IT-8(1), 21\u201328.","journal-title":"IRE Transactions on Information Theory"},{"issue":"6","key":"733_CR5","doi-asserted-by":"crossref","first-page":"1201","DOI":"10.1109\/JPROC.2007.895202","volume":"95","author":"E Boutillon","year":"2007","unstructured":"Boutillon, E., Douillard, C., Montorsi, G. (2007). Iterative decoding of concatenated convolutional codes: implementation issues. Proceedings of the IEEE, 95(6), 1201\u20131227.","journal-title":"Proceedings of the IEEE"},{"issue":"11","key":"733_CR6","doi-asserted-by":"crossref","first-page":"2084","DOI":"10.1109\/TCOMM.2007.908517","volume":"55","author":"F Guilloud","year":"2007","unstructured":"Guilloud, F., Boutillon, E., Tousch, J., Danger, J.L. (2007). Generic description and synthesis of LDPC decoders. IEEE Transactions on Communications, 55(11), 2084\u20132091.","journal-title":"IEEE Transactions on Communications"},{"issue":"2","key":"733_CR7","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1016\/j.micpro.2010.08.004","volume":"35","author":"M Martina","year":"2011","unstructured":"Martina, M., Masera, G., Moussa, H., Baghdadi, A. (2011). On chip interconnects for multiprocessor turbo decoding architectures. Elsevier Microprocessors and Microsystems, 35(2), 167\u2013181.","journal-title":"Elsevier Microprocessors and Microsystems"},{"key":"733_CR8","doi-asserted-by":"crossref","unstructured":"Polydoros, A. (2008). Algorithmic aspects of radio flexibility. In IEEE international symposium on personal, indoor and mobile communications (pp. 1\u20135).","DOI":"10.1109\/PIMRC.2008.4699947"},{"issue":"10","key":"733_CR9","doi-asserted-by":"crossref","first-page":"1309","DOI":"10.1109\/TVLSI.2008.2002428","volume":"16","author":"T Vogt","year":"2008","unstructured":"Vogt, T., & Wehn, N. (2008). Reconfigurable ASIP for convolutional and turbo decoding in an SDR environment. IEEE Transactions on VLSI, 16(10), 1309\u20131320.","journal-title":"IEEE Transactions on VLSI"},{"key":"733_CR10","unstructured":"Bougard, B., Priewasser, R., der Perre L.V., Huemer, M. (2008). Algorithm-architecture co-design of a multi-standard FEC decoder ASIP. In ICT mobile summit conference."},{"issue":"4","key":"733_CR11","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1109\/TCSII.2008.919510","volume":"55","author":"M Martina","year":"2008","unstructured":"Martina, M., Nicola, M., Masera, G. (2008). A flexible UMTS-WiMax turbo decoder architecture. IEEE Transactions on Circuits and Systems II, 55(4), 369\u2013373.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"733_CR12","doi-asserted-by":"crossref","unstructured":"Rovini, M., Gentile, G., Fanucci, L. (2009). A flexible state-metric recursion unit for a multi-standard BCJR decoder. In IEEE international conference on signals circuits and systems (pp. 1\u20136).","DOI":"10.1109\/ICSCS.2009.5412319"},{"key":"733_CR13","doi-asserted-by":"crossref","unstructured":"Kim, J.H., & Park, I.C. (2009). A unified parallel radix-4 turbo decoder for mobile WiMAX and 3GPP-LTE. In IEEE custom integrated circuits conference (pp. 487\u2013490).","DOI":"10.1109\/CICC.2009.5280790"},{"issue":"1","key":"733_CR14","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/TVLSI.2008.2003164","volume":"17","author":"O Muller","year":"2009","unstructured":"Muller, O., Baghdadi, A., Jezequel, M. (2009). From parallelism levels to a multi-ASIP architecture for turbo decoding. IEEE Transactions on VLSI, 17(1), 92\u2013102.","journal-title":"IEEE Transactions on VLSI"},{"key":"733_CR15","doi-asserted-by":"crossref","unstructured":"Reddy, P., Alkhayat, R., Clermidy, F., Baghdadi, A., Jezequel, M. (2010). Power consumption analysis and energy efficient optimization for turbo decoder implementation. In International symposium on sytem-on-chip (pp. 12\u201317).","DOI":"10.1109\/ISSOC.2010.5625565"},{"key":"733_CR16","doi-asserted-by":"crossref","unstructured":"Ilnseher, T., May, M., Wehn, N. (2010). A multi-mode 3GPP-LTE\/HSDPA turbo decoder. In IEEE international conference on communication systems (pp. 336\u2013340).","DOI":"10.1109\/ICCS.2010.5686499"},{"key":"733_CR17","doi-asserted-by":"crossref","unstructured":"Gentile, G., Rovini, M., Fanucci, L. (2010). A multi-standard flexible turbo\/LDPC decoder via ASIC design. In International symposium on turbo codes & iterative information processing (pp. 294\u2013298).","DOI":"10.1109\/ISTC.2010.5613886"},{"issue":"1","key":"733_CR18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s11265-010-0477-6","volume":"64","author":"Y Sun","year":"2010","unstructured":"Sun, Y., & Cavallaro, J.R. (2010). A flexible LDPC\/turbo decoder architecture. Journal of Signal Processing Systems, 64(1), 1\u201316.","journal-title":"Journal of Signal Processing Systems"},{"key":"733_CR19","doi-asserted-by":"crossref","unstructured":"Murugappa, P., Al-Khayat, R., Baghdadi, A., Jezequel, M. (2011). A flexible high throughput multi-ASIP architecture for LDPC and turbo decoding. In Design, automation and test in Europe conference and exhibition (pp. 1\u20136).","DOI":"10.1109\/DATE.2011.5763047"},{"issue":"7","key":"733_CR20","doi-asserted-by":"crossref","first-page":"801","DOI":"10.1109\/TVLSI.2007.899237","volume":"15","author":"MC Shin","year":"2007","unstructured":"Shin, M.C., & Park, I.C. (2007). SIMD processor-based turbo decoder supporting multiple third-generation wireless standards. IEEE Transactions on VLSI, 15(7), 801\u2013810.","journal-title":"IEEE Transactions on VLSI"},{"key":"733_CR21","unstructured":"Sun, Y., Zhu, Y., Goel, M., Cavallaro, J.R. (2008). Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards. In IEEE international conference on application-specific systems, architectures and processors (pp. 209\u2013214)."},{"issue":"2","key":"733_CR22","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/TVLSI.2009.2032553","volume":"19","author":"CH Lin","year":"2011","unstructured":"Lin, C.H., Chen, C.Y., Wu, A.Y. (2011). Area efficient scalable MAP processor design for high-throughput mulistandard convolutional turbo decoding. IEEE Transactions on VLSI, 19(2), 305\u2013318.","journal-title":"IEEE Transactions on VLSI"},{"key":"733_CR23","doi-asserted-by":"crossref","unstructured":"Al-Khayat, R., Murugappa, P., Baghdadi, A., Jezequel, M. (2011). Area and throughput optimized ASIP for multi-standard turbo decoding. In IEEE international symposium on rapid system prototyping (pp. 79\u201384).","DOI":"10.1109\/RSP.2011.5929979"},{"key":"733_CR24","doi-asserted-by":"crossref","unstructured":"Hoffmann, A., Schliebusch, O., Nohl, A., Braun, G., Meyr, H. (2001). A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA. In International conference on computer-aided-design.","DOI":"10.1109\/ICCAD.2001.968726"},{"key":"733_CR25","doi-asserted-by":"crossref","unstructured":"Neeb, C., Thul, M.J., Wehn, N. (2005). Network-on-chip-centric approach to interleaving in high throughput channel decoders. In IEEE international symposium on circuits and systems (pp. 1766\u20131769).","DOI":"10.1109\/ISCAS.2005.1464950"},{"key":"733_CR26","doi-asserted-by":"crossref","unstructured":"Moussa, H., Muller, O., Baghdadi, A., Jezequel, M. (2007). Butterfly and Benes-based on-chip communication networks for multiprocessor turbo decoding. In Design, automation and test in Europe conference and exhibition (pp. 654\u2013659).","DOI":"10.1109\/DATE.2007.364668"},{"key":"733_CR27","doi-asserted-by":"crossref","unstructured":"Moussa, H., Baghdadi, A., Jezequel, M. (2008). Binary de Bruijn interconnection network for a flexible LDPC\/turbo decoder. In IEEE international symposium on circuits and systems (pp. 97\u2013100).","DOI":"10.1109\/ISCAS.2008.4541363"},{"issue":"10","key":"733_CR28","doi-asserted-by":"crossref","first-page":"2776","DOI":"10.1109\/TCSI.2010.2046257","volume":"57","author":"M Martina","year":"2010","unstructured":"Martina, M., & Masera, G. (2010). Turbo NOC: a framework for the design of network on chip based turbo decoder architectures. IEEE Transactions on Circuits and Systems I, 57(10), 2776\u20132789.","journal-title":"IEEE Transactions on Circuits and Systems I"},{"key":"733_CR29","doi-asserted-by":"crossref","unstructured":"Wang, G., Sun, Y., Cavallaro, J.R., Guo, Y. (2011). High-throughput contention-free concurrent interleaver architecture for multi-standard turbo decoder. In IEEE international conference on application-specific systems, architectures and processors (pp. 113\u2013121).","DOI":"10.1109\/ASAP.2011.6043259"},{"key":"733_CR30","doi-asserted-by":"crossref","unstructured":"Vacca, F., Moussa, H., Baghdadi, A., Masera, G. (2009). Flexible architectures for LDPC decoders based on network on chip paradigm. In Euromicro conference on digital system design (pp. 582\u2013589).","DOI":"10.1109\/DSD.2009.235"},{"key":"733_CR31","unstructured":"Guerrier, P., & Greiner, A. (2000). A generic architecture for on-chip packet-switched interconnections. In Design, automation and test in Europe conference and exhibition (pp. 250\u2013256)."},{"key":"733_CR32","doi-asserted-by":"crossref","unstructured":"Dally, W.J., & Towels, B. (2001). Route packets, not wires: On-chip interconnection networks. In Design automation conference (pp. 684\u2013689).","DOI":"10.1109\/DAC.2001.935594"},{"issue":"1","key":"733_CR33","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"Benini, L., & Micheli, G.D. (2002). Networks on chips: a new soc paradigm. IEEE Computer, 35(1), 70\u201378.","journal-title":"IEEE Computer"},{"key":"733_CR34","doi-asserted-by":"crossref","unstructured":"Kumar, S., Jantsch, A., Soininen, J.P., Forsell, M., Millberg, M., Oberg, J., Tiensyrja, K., Hemani, A. (2002). A network on chip architecture and design methodology. In IEEE computer society annual symposium on VLSI (pp. 105\u2013112).","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"733_CR35","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2012\/730835","volume":"2012","author":"M Awais","year":"2012","unstructured":"Awais, M., & Condo, C. (2012). Flexible LDPC decoder architectures. VLSI Design, 2012, 1\u201316.","journal-title":"VLSI Design"},{"issue":"19","key":"733_CR36","doi-asserted-by":"crossref","first-page":"1104","DOI":"10.1049\/el:20062209","volume":"42","author":"O Muller","year":"2006","unstructured":"Muller, O., Baghdadi, A., Jezequel, M. (2006). Bandwidth reduction of extrinsic information exchange in turbo decoding. IET Electronics Letters, 42(19), 1104\u20131105.","journal-title":"IET Electronics Letters"},{"key":"733_CR37","doi-asserted-by":"crossref","unstructured":"Park, S.M., Kwak, J., Lee, K. (2008). Extrinsic information memory reduced architecture for non-binary turbo decoder implementation. In IEEE vehicular technology conference (pp. 539\u2013543).","DOI":"10.1109\/VETECS.2008.122"},{"issue":"1","key":"733_CR38","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1109\/TCSII.2008.2008523","volume":"56","author":"JH Kim","year":"2009","unstructured":"Kim, J.H., & Park, I.C. (2009). Bit-level extrinsic information exchange method for double-binary turbo codes. IEEE Transactions on Circuits and Systems II, 56(1), 81\u201385.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"733_CR39","doi-asserted-by":"crossref","unstructured":"Berrou, C., Jezequel, M., Douillard, C., Kerouedan, S. (2001). The advantages of non-binary turbo codes. In IEEE information theory workshop (pp. 61\u201363).","DOI":"10.1109\/ITW.2001.955136"},{"issue":"3","key":"733_CR40","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1109\/TIT.1974.1055186","volume":"20","author":"LR Bahl","year":"1974","unstructured":"Bahl, L.R., Cocke, J., Jelinek, F., Raviv, J. (1974). Optimal decoding of linear codes for minimizing symbol error rate. IEEE Transactions on Information Theory, 20(3), 284\u2013287.","journal-title":"IEEE Transactions on Information Theory"},{"key":"733_CR41","doi-asserted-by":"crossref","unstructured":"Robertson, P., Villebrun, E., Hoeher, P. (1995). A comparison of optimal and sub-optimal MAP decoding algorithms operating in the Log domain. In IEEE ICC (pp. 1009\u20131013).","DOI":"10.1109\/ICC.1995.524253"},{"issue":"2","key":"733_CR42","doi-asserted-by":"crossref","first-page":"119","DOI":"10.1002\/ett.4460080202","volume":"8","author":"P Robertson","year":"1997","unstructured":"Robertson, P., Hoeher, P., Villebrun, E. (1997). Optimal and sub-optimal maximum a posteriori algorithms suitable for turbo decoding. European Transactions on Telecommunications, 8(2), 119\u2013125.","journal-title":"European Transactions on Telecommunications"},{"issue":"7","key":"733_CR43","doi-asserted-by":"crossref","first-page":"522","DOI":"10.1109\/LCOMM.2009.090537","volume":"13","author":"S Papaharalabos","year":"2009","unstructured":"Papaharalabos, S., Mathiopoulos, P.T., Masera, G., Martina, M. (2009). On optimal and near-optimal turbo decoding using generalized $\\max ^{*}$ operator. IEEE Communications Letters, 13(7), 522\u2013524.","journal-title":"IEEE Communications Letters"},{"issue":"1","key":"733_CR44","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/L-CA.2007.16","volume":"7","author":"J Flich","year":"2008","unstructured":"Flich, J., & Duato, J. (2008). Logic-based distributed routing for NoCs. IEEE Computer Architecture Letters, 7(1), 13\u201316.","journal-title":"IEEE Computer Architecture Letters"},{"key":"733_CR45","doi-asserted-by":"crossref","unstructured":"Shi, Z., Yang, Y., Zeng, X., Yu, Z. (2011). A reconfigurable and deadlock-free routing algorithm for 2D Mesh Network-on-Chip. In IEEE international symposium of circuits and systems (pp. 2934\u20132937).","DOI":"10.1109\/ISCAS.2011.5938206"},{"issue":"4","key":"733_CR46","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1016\/j.jpdc.2009.11.004","volume":"70","author":"R Moraveji","year":"2010","unstructured":"Moraveji, R., Sarbazi-Azad, H., Zomaya, A.Y. (2010). A general methodology for direction-based irregular routing algorithms. Journal of Parallel and Distributed Computing, 70(4), 363\u2013370.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"733_CR47","unstructured":"http:\/\/www.3gpp2.org . 2004."},{"issue":"7","key":"733_CR48","doi-asserted-by":"crossref","first-page":"636","DOI":"10.1109\/TCSII.2007.895313","volume":"54","author":"Z Wang","year":"2007","unstructured":"Wang, Z., & Li, Q. (2007). Very low-complexity hardware interleaver for turbo decoding. IEEE Transactions on Circuits and Systems II, 54(7), 636\u2013640.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"issue":"11","key":"733_CR49","doi-asserted-by":"crossref","first-page":"846","DOI":"10.1109\/LCOMM.2008.081113","volume":"12","author":"M Martina","year":"2008","unstructured":"Martina, M., Nicola, M., Masera, G. (2008). Hardware design of a low complexity, parallel interleaver for wimax duo-binary turbo decoding. IEEE Communications Letters, 12(11), 846\u2013848.","journal-title":"IEEE Communications Letters"},{"key":"733_CR50","doi-asserted-by":"crossref","unstructured":"Martina, M. (2012). Turbo NOC: Network On Chip based turbo decoder architectures, downloadable at http:\/\/personal.delen.polito.it\/maurizio.martina\/turbo.html .","DOI":"10.14375\/NP.9782841626137"},{"key":"733_CR51","volume-title":"Digraphs, theory, algorithms and applications","author":"J Bang-Jensen","year":"2008","unstructured":"Bang-Jensen, J., & Gutin, G. (2008). Digraphs, theory, algorithms and applications (2nd ed.). London: Springer-Verlag.","edition":"2"},{"issue":"6","key":"733_CR52","doi-asserted-by":"crossref","first-page":"439","DOI":"10.1109\/TC.1981.1675809","volume":"30","author":"M Imase","year":"1981","unstructured":"Imase, M., & Itoh, M. (1981). Design to minimize diameter on building-block network. IEEE Transactions on Computers, 30(6), 439\u2013442.","journal-title":"IEEE Transactions on Computers"},{"issue":"8","key":"733_CR53","doi-asserted-by":"crossref","first-page":"782","DOI":"10.1109\/TC.1983.1676323","volume":"32","author":"M Imase","year":"1983","unstructured":"Imase, M., & Itoh, M. (1983). A design for directed graphs with minimum diameter. IEEE Transactions on Computers, 32(8), 782\u2013784.","journal-title":"IEEE Transactions on Computers"},{"key":"733_CR54","doi-asserted-by":"crossref","unstructured":"Sabbaghi-Nadooshan, R., & Sarbazi-Azad, H. (2008). The kautz mesh: a new topology for socs. In IEEE international SoC design conference (pp. 300\u2013303).","DOI":"10.1109\/SOCDC.2008.4815632"},{"issue":"2","key":"733_CR55","first-page":"33","volume":"3","author":"R Sabbaghi-Nadooshan","year":"2011","unstructured":"Sabbaghi-Nadooshan, R. (2011). Kautz mesh topology for on-chip networks. Journal of Computing, 3(2), 33\u201340.","journal-title":"Journal of Computing"},{"issue":"7","key":"733_CR56","doi-asserted-by":"crossref","first-page":"1341","DOI":"10.1109\/TVLSI.2011.2148183","volume":"20","author":"A Pulimeno","year":"2012","unstructured":"Pulimeno, A., Graziano, M., Piccinini, G. (2012). UDSM trends, comparison: From technology roadmap to UltraSparc Niagara2. IEEE Transactions on VLSI Systems, 20(7), 1341\u20131346.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"3","key":"733_CR57","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/TCAD.2006.888287","volume":"26","author":"F Angiolini","year":"2007","unstructured":"Angiolini, F., Meloni, P., Carta, S.M., Raffo, L., Benini, L. (2007). A layout-aware analysis of networks-on-chip and traditional inteconnects for MPSoCs. IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, 26(3), 421\u2013434.","journal-title":"IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems"},{"key":"733_CR58","doi-asserted-by":"crossref","unstructured":"Meloni, P., Loi, I., Angiolini, F., Carta, S., Barbaro, M., Raffo, L., Benini, L. (2007). Area and power modeling for networks-on-chip with layout awareness. VLSI Design. special issue on Networks on Chip, Article ID 50285, 12 pages.","DOI":"10.1155\/2007\/50285"},{"key":"733_CR59","doi-asserted-by":"crossref","unstructured":"Hosseinabady, M., Kakoee, M.R., Mathew, J., Pradhan, D.K. (2007). Reliable network-on-chip based on generalized de Bruijn graph. In IEEE international high level design validation and test workshop (pp. 3\u201310).","DOI":"10.1109\/HLDVT.2007.4392777"},{"key":"733_CR60","unstructured":"Hosseinabady, M., Kakoee, M.R., Mathew, J., Pradhan, D.K. (2008). De Bruijn graph as a low latency scalable architecture for energy efficient massive NoCs. In Design, automation and test in Europe conference and exhibition (pp. 1370\u20131373)."},{"issue":"4","key":"733_CR61","doi-asserted-by":"crossref","first-page":"567","DOI":"10.1109\/12.21149","volume":"38","author":"MR Samatham","year":"1989","unstructured":"Samatham, M.R., & Pradhan, D.K. (1989). The De Bruijn multiprocessor network: a versatile parallel processing and sorting network for VLSI. IEEE Transactions on Computers, 38(4), 567\u2013581.","journal-title":"IEEE Transactions on Computers"},{"key":"733_CR62","unstructured":"Cheng, C.C., Tsai, Y.M., Chen, L.G., Chandrakasan, A.P. (2010). A 0.077 to 0.168 nJ\/bit\/iteration scalable 3GPP LTE turbo decoder with an adaptive sub-block parallel scheme and an embedded DVFS engine. In IEEE custom integrated circuits conference (pp. 1\u20134)."},{"key":"733_CR63","unstructured":"Gentile, G., Rovini, M., Fanucci, L. (2010). Low-power techniques for flexible channel decoders. In International conference on applied electronics (pp. 1\u20134)."},{"key":"733_CR64","doi-asserted-by":"crossref","unstructured":"Reddy, P., Clermidy, F., Baghdadi, A., Jezequel, M. (2011). A low complexity stopping criterion for reducing power consumption in turbo decoders. In Design, automation and test in Europe conference and exhibition (pp. 1\u20136).","DOI":"10.1109\/DATE.2011.5763107"},{"issue":"3","key":"733_CR65","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1109\/LCOMM.2006.1603378","volume":"10","author":"DH Kim","year":"2006","unstructured":"Kim, D.H., & Kim, S.W. (2006). Bit-level stopping of turbo decoding. IEEE Communications Letters, 10(3), 183\u2013185.","journal-title":"IEEE Communications Letters"},{"issue":"20","key":"733_CR66","doi-asserted-by":"crossref","first-page":"1714","DOI":"10.1049\/el:20001177","volume":"36","author":"J Vogt","year":"2000","unstructured":"Vogt, J., Ertel, J., Finger, A. (2000). Reducing bit width of extrinsic memory in turbo decoder realisations. IEE Electronics Letters, 36(20), 1714\u20131716.","journal-title":"IEE Electronics Letters"},{"key":"733_CR67","doi-asserted-by":"crossref","unstructured":"Singh, A., Boutillon, E., Masera, G. (2008). Bit-width optimization of extrinsic information in turbo decoder. In International symposium on turbo codes & related topics (pp. 134\u2013138).","DOI":"10.1109\/TURBOCODING.2008.4658686"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0733-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-013-0733-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0733-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,7]],"date-time":"2024-05-07T15:48:22Z","timestamp":1715096902000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-013-0733-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,3,19]]},"references-count":67,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,10]]}},"alternative-id":["733"],"URL":"https:\/\/doi.org\/10.1007\/s11265-013-0733-7","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,3,19]]}}}