{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T01:17:59Z","timestamp":1649207879943},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2013,5,11]],"date-time":"2013-05-11T00:00:00Z","timestamp":1368230400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1007\/s11265-013-0749-z","type":"journal-article","created":{"date-parts":[[2013,5,9]],"date-time":"2013-05-09T23:34:52Z","timestamp":1368142492000},"page":"69-85","source":"Crossref","is-referenced-by-count":1,"title":["Design Space Exploration of Distributed Loop Buffer Architectures with Incompatible Loop-Nest Organisations in Embedded Systems"],"prefix":"10.1007","volume":"72","author":[{"given":"Antonio","family":"Artes","sequence":"first","affiliation":[]},{"given":"Robert","family":"Fasthuber","sequence":"additional","affiliation":[]},{"given":"Jose L.","family":"Ayala","sequence":"additional","affiliation":[]},{"given":"Praveen","family":"Raghavan","sequence":"additional","affiliation":[]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,5,11]]},"reference":[{"issue":"4","key":"749_CR1","doi-asserted-by":"crossref","first-page":"417","DOI":"10.1109\/92.645068","volume":"5","author":"RS Bajwa","year":"1997","unstructured":"Bajwa, R.S., Hiraki, M., Kojima, H., Gorny, D.J., Nitta, K., Shridhar, A., et al. (1997). Instruction buffering to reduce power in processors for signal processing. Journal of IEEE Transactions on VLSI Systems, 5(4), 417\u2013424.","journal-title":"Journal of IEEE Transactions on VLSI Systems"},{"key":"749_CR2","doi-asserted-by":"crossref","unstructured":"Banakar, R., Steinke, S., Bo-Sik, L., Balakrishnan, M., Marwedel, P. (2002). Scratchpad memory: a design alternative for cache on-chip memory in embedded systems. Proceedings of the tenth international symposium on hardware\/software codesign (pp. 73\u201378).","DOI":"10.1145\/774789.774805"},{"key":"749_CR3","doi-asserted-by":"crossref","unstructured":"Benini, L., Macii, A., Poncino, M. (2000). A recursive algorithm for low-power memory partitioning. Proceedings of the 2000 international symposium on low power electronics and design (pp. 78\u201383).","DOI":"10.1145\/344166.344518"},{"key":"749_CR4","doi-asserted-by":"crossref","DOI":"10.1007\/978-90-481-9528-2","volume-title":"Ultra-low energy domainspecific instruction-set processors","author":"F Catthoor","year":"2010","unstructured":"Catthoor, F., Raghavan, P., Lambrechts, A., Jayapala, M., Kritikakou, A., Absar, J. (2010). Ultra-low energy domain-specific instruction-set processors. Berlin: Springer"},{"key":"749_CR5","unstructured":"Chalasani, S., & Conrad, J.M. (2008). A survey of energy harvesting sources for embedded systems. In Proceedings of IEEE Southeast conference (pp. 442\u2013447)."},{"key":"749_CR6","doi-asserted-by":"crossref","unstructured":"De Man, H. (2005). Ambient intelligence: gigascale dreams and nanoscale realities. IEEE international solid-state circuits conference, 1, 29\u201335.","DOI":"10.1109\/ISSCC.2005.1493857"},{"key":"749_CR7","doi-asserted-by":"crossref","unstructured":"Gomez, J.I., Marchal, P., Verdoorlaege, S., Pinuel, L., Catthoor, F. (2004). Optimizing the memory bandwidth with loop morphing. In Proceedings of the 15th IEEE international conference on application-specific systems, architectures, and processors (pp.\u00a0 213\u2013223).","DOI":"10.1109\/ASAP.2004.1342472"},{"key":"749_CR8","unstructured":"Jayapala, M., Barat, F., Op De Beeck, P., Lauwereins, R., Catthoor, F., Deconinck, G. (2001). Low energy clustered instruction fetch and split loop cache architecture for long instruction word processors. In Proceedings of the workshop on compilers and operating systems for low power (pp. 1\u20138)."},{"issue":"6","key":"749_CR9","doi-asserted-by":"crossref","first-page":"672","DOI":"10.1109\/TC.2005.92","volume":"54","author":"M Jayapala","year":"2005","unstructured":"Jayapala, M., Barat, F., Vander Aa, T., Catthoor, F., Corporaal, H., Deconinck, G. (2005). Clustered loop buffer organization for low energy VLIW embedded processors. IEEE Transactions on Computers, 54(6), 672\u2013683.","journal-title":"IEEE Transactions on Computers"},{"key":"749_CR10","doi-asserted-by":"crossref","unstructured":"Kandemir, M., Kolcu, I., Kadayif, I. (2002). Influence of loop optimizations on energy consumption of multi-bank memory systems. Proceedings of the 11th international conference on compiler construction (pp. 276\u2013292).","DOI":"10.1007\/3-540-45937-5_20"},{"issue":"3","key":"749_CR11","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1109\/TVLSI.2004.824299","volume":"12","author":"M Kandemir","year":"2004","unstructured":"Kandemir, M., Kadayif, I., Choudhary, A., Ramanujam, J., Kolcu, I. (2004). Compiler-directed scratch pad memory optimization for embedded multiprocessors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(3), 281\u2013287.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"749_CR12","doi-asserted-by":"crossref","unstructured":"Kin, J., Gupta, M., Mangione-Smith, W.H. (1997). The filter cache: an energy efficient memory structure. In Proceedings of international symposium on microarchitecture (pp. 184-193).","DOI":"10.1109\/MICRO.1997.645809"},{"key":"749_CR13","first-page":"629","volume":"4","author":"T Lin","year":"2005","unstructured":"Lin, T., Pengwei, H., Shufang, X. (2005). Factoring m-band wavelet transforms into reversible integer mappings and lifting steps. IEEE International Conference on Acoustics, Speech, and Signal Processing, 4, 629\u2013632.","journal-title":"IEEE International Conference on Acoustics, Speech, and Signal Processing"},{"key":"749_CR14","doi-asserted-by":"crossref","unstructured":"Lyuh, C., & Taewhan, K. (2004). Memory access scheduling and binding considering energy minimization in multi-bank memory systems. In Proceedings of the conference on design automation and test in Europe (pp. 81\u201386).","DOI":"10.1145\/996566.996596"},{"key":"749_CR15","unstructured":"Psychou, G., Fasthuber, R., Catthoor, F., Hulzink, J., Huisken, J. (2012). Sub-word handling in data-parallel mapping. ARCS workshops (pp. 1\u20137)."},{"key":"749_CR16","doi-asserted-by":"crossref","unstructured":"Shuren, Q., & Zhong, J. (2004). Multi-resolution time-frequency analysis for detection of rhythms of EEG signals. Digital signal processing workshop (pp. 338-341).","DOI":"10.1109\/DSPWS.2004.1437971"},{"key":"749_CR17","doi-asserted-by":"crossref","unstructured":"Raghavan, P., Lambrechts, A., Jayapala, M., Catthoor, F., Verkest, D. (2006). Distributed loop controller architecture for multi-threading in uni-threaded VLIW Processors. In Proceedings of the design automation, and test in Europe (pp. 1\u20136).","DOI":"10.1109\/DATE.2006.243733"},{"key":"749_CR18","doi-asserted-by":"crossref","unstructured":"Tsekoura, I., Selimis, G., Hulzink, J., Catthoor, F., Huisken, J., de Groot, H., et al. (2010). Exploration of cryptographic ASIP designs for wireless sensor nodes. 17th IEEE international conference on electronics circuits and systems (ICECS) (pp. 827\u2013830).","DOI":"10.1109\/ICECS.2010.5724640"},{"key":"749_CR19","volume-title":"Advanced memory optimizationtechniques for low-power embedded processors","author":"M Verma","year":"2007","unstructured":"Verma, M., & Marwedel, P. (2007). Advanced memory optimization techniques for low-power embedded processors. Berlin: Springer."},{"key":"749_CR20","unstructured":"Villarreal, J., Lysecky, R., Cotterell, S., Vahid, F. (2001). A study on the loop behavior of embedded programs. UCR-CSE-01-03. University of California, Riverside."},{"key":"749_CR21","doi-asserted-by":"crossref","unstructured":"Vivekanandarajah, K., Srikanthan, T., Bhattacharyya, S. (2004). Dynamic filter cache for low power instruction memory hierarchy. In Proceedings of the euromicro symposium on digital system design (pp. 607\u2013610).","DOI":"10.1109\/DSD.2004.1333333"},{"key":"749_CR22","doi-asserted-by":"crossref","unstructured":"Xiaobo, F., Ellis, C.S., Lebeck, A.R. (2001). Memory controller policies for DRAM power management. International Symposium on Low Power Electronics and Design (pp. 129\u2013134).","DOI":"10.1109\/LPE.2001.945388"},{"key":"749_CR23","doi-asserted-by":"crossref","unstructured":"Yassin, Y.H., Kjeldsberg, P.G., Hulzink, J., Romero, I., Huisken, J. (2009). Ultra low power application specific instruction-set processor design for a cardiac beat detector algorithm. In Proceedings of the NORCHIP (pp. 1\u20134).","DOI":"10.1109\/NORCHP.2009.5397828"},{"key":"749_CR24","doi-asserted-by":"crossref","unstructured":"Zhong, H., Fan, K., Mahlke, S., Schlansker, M. (2005). A distributed control path architecture for VLIW processors. In Proceedings of the international conference on parallel architectures and compilation techniques (pp. 197\u2013206).","DOI":"10.1109\/PACT.2005.5"},{"key":"749_CR25","doi-asserted-by":"crossref","unstructured":"Zhong, H., Lieberman, S.A., Mahlke, S.A. (2007). Extending multicore architectures to exploit hybrid parallelism in single-thread applications. In Proceedings of the international symposium on high performance computer architecture (pp. 25\u201336).","DOI":"10.1109\/HPCA.2007.346182"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0749-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-013-0749-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0749-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,13]],"date-time":"2019-07-13T16:35:48Z","timestamp":1563035748000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-013-0749-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,5,11]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2013,7]]}},"alternative-id":["749"],"URL":"https:\/\/doi.org\/10.1007\/s11265-013-0749-z","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,5,11]]}}}