{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T08:23:03Z","timestamp":1648628583770},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2013,6,28]],"date-time":"2013-06-28T00:00:00Z","timestamp":1372377600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1007\/s11265-013-0774-y","type":"journal-article","created":{"date-parts":[[2013,6,27]],"date-time":"2013-06-27T06:14:58Z","timestamp":1372313698000},"page":"151-164","source":"Crossref","is-referenced-by-count":2,"title":["Optimizing Data Placement of Loops for Energy Minimization with Multiple Types of Memories"],"prefix":"10.1007","volume":"72","author":[{"given":"Jun","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tan","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiuyan","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingfeng","family":"Zhuge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin H.-M.","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,6,28]]},"reference":[{"key":"774_CR1","unstructured":"Cacti model. http:\/\/www.hpl.hp.com\/research\/cacti\/ ."},{"key":"774_CR2","doi-asserted-by":"crossref","unstructured":"Absar, M., & Catthoor, F. (2005). Compiler-based approach for exploiting scratch-pad in presence of irregular array access. In Design, automation and test in Europe, 2005. Proceedings (pp. 1162\u20131167). IEEE.","DOI":"10.1109\/DATE.2005.97"},{"issue":"1","key":"774_CR3","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1145\/581888.581891","volume":"1","author":"O Avissar","year":"2002","unstructured":"Avissar, O., Barua, R., Stewart, D. (2002). An optimal memory allocation scheme for scratch-pad-based embedded systems. ACM Transactions on Embedded Computing Systems (TECS), 1(1), 6\u201326.","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"774_CR4","doi-asserted-by":"crossref","unstructured":"Banakar, R., Steinke, S., Lee, B., Balakrishnan, M., Marwedel, P. (2002). Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In Proceedings of the tenth international symposium on hardware\/software codesign (pp. 73\u201378). ACM.","DOI":"10.1145\/774789.774805"},{"key":"774_CR5","unstructured":"Chen, G., Ozturk, O., Kandemir, M., Karakoy, M. (2006). Dynamic scratch-pad memory management for irregular array access patterns. In Proceedings of the conference on design, automation and test in Europe: proceedings (pp. 931\u2013936). European Design and Automation Association."},{"key":"774_CR6","unstructured":"Chen, Z., Qiu, M., Niu, J., Lu, Z., Zhu, Y. (2012). Data allocation using genetic algorithm for MPSoc systems with hybrid scratch-pad memory. In Proceedings of the 18th IEEE real time and embedded technology and applications symposium(RTAS) (pp. 61\u201364)."},{"issue":"4","key":"774_CR7","first-page":"521","volume":"1","author":"A Dominguez","year":"2005","unstructured":"Dominguez, A., Udayakumaran, S., Barua, R. (2005). Heap data allocation to scratch-pad memory in embedded systems. Journal of Embedded Computing, 1(4), 521\u2013540.","journal-title":"Journal of Embedded Computing"},{"key":"774_CR8","doi-asserted-by":"crossref","unstructured":"Hu, J., Xue, C., Tseng, W., He, Y., Qiu, M., Sha, E. (2010). Reducing write activities on non-volatile memories in embedded cmps via data migration and recomputation. In Design automation conference (DAC), 2010 47th ACM\/IEEE (pp. 350\u2013355). IEEE.","DOI":"10.1145\/1837274.1837363"},{"key":"774_CR9","unstructured":"Hu, J., Xue, C., Tseng, W., Zhuge, Q., Sha, E. (2010). Minimizing write activities to non-volatile memory via scheduling and recomputation. In Application specific processors (SASP), 2010 IEEE 8th symposium on (pp. 101\u2013106). IEEE."},{"key":"774_CR10","unstructured":"Hu, J., Xue, C., Zhuge, Q., Tseng, W., Sha, E. (2011). Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory. In Design, automation & test in europe conference & exhibition (DATE) (pp. 1\u20136). IEEE."},{"key":"774_CR11","doi-asserted-by":"crossref","unstructured":"Ozturk, O., Kandemir, M., Kolcu, I. (2006). Shared scratch-pad memory space management. In Quality electronic design, 2006. ISQED\u201906. 7th international symposium on (pp. 6\u201312). IEEE.","DOI":"10.1109\/ISQED.2006.115"},{"key":"774_CR12","doi-asserted-by":"crossref","unstructured":"Ozturk, O., Kandemir, M., Narayanan, S. (2008). A scratch-pad memory aware dynamic loop scheduling algorithm. In Quality electronic design, 2008. ISQED 2008. 9th international symposium on (pp. 738\u2013743). IEEE.","DOI":"10.1109\/ISQED.2008.4479830"},{"key":"774_CR13","doi-asserted-by":"crossref","unstructured":"Panda, P., Dutt, N., Nicolau, A. (1997). Efficient utilization of scratch-pad memory in embedded processor applications. In Proceedings of the 1997 European conference on design and test (p. 7). IEEE Computer Society.","DOI":"10.1109\/EDTC.1997.582323"},{"issue":"3","key":"774_CR14","doi-asserted-by":"crossref","first-page":"682","DOI":"10.1145\/348019.348570","volume":"5","author":"P Panda","year":"2000","unstructured":"Panda, P., Dutt, N., Nicolau, A. (2000). On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems. ACM Transactions on Design Automation of Electronic Systems (TODAES), 5(3), 682\u2013704.","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"},{"issue":"2","key":"774_CR15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1497561.1497568","volume":"14","author":"M Qiu","year":"2009","unstructured":"Qiu, M., & Sha, E.H.M. (2009). Cost minimization while satisfying hard\/soft timing constraints for heterogeneous embedded systems. ACM Transactions on Design Automation of Electronic Systems (TODAES), 14(2), 1\u201330.","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"},{"key":"774_CR16","doi-asserted-by":"crossref","unstructured":"Sj\u00f6din, J., & Von Platen, C. (2001). Storage allocation for embedded processors. In Proceedings of the 2001 international conference on compilers, architecture, and synthesis for embedded systems (pp. 15\u201323). ACM.","DOI":"10.1145\/502217.502221"},{"key":"774_CR17","doi-asserted-by":"crossref","unstructured":"Tseng, W., Xue, C., Zhuge, Q., Hu, J., Sha, E. (2010). Optimal scheduling to minimize non-volatile memory access time with hardware cache. In VLSI system on chip conference (VLSI-SoC), 2010 18th IEEE\/IFIP (pp. 131\u2013136). IEEE.","DOI":"10.1109\/VLSISOC.2010.5642609"},{"key":"774_CR18","doi-asserted-by":"crossref","unstructured":"Udayakumaran, S., & Barua, R. (2003). Compiler-decided dynamic memory allocation for scratch-pad based embedded systems. In Proceedings of the 2003 international conference on compilers, architecture and synthesis for embedded systems (pp. 276\u2013286). ACM.","DOI":"10.1145\/951710.951747"},{"issue":"2","key":"774_CR19","doi-asserted-by":"crossref","first-page":"472","DOI":"10.1145\/1151074.1151085","volume":"5","author":"S Udayakumaran","year":"2006","unstructured":"Udayakumaran, S., Dominguez, A., Barua, R. (2006). Dynamic allocation for scratch-pad memory using compile-time decisions. ACM Transactions on Embedded Computing Systems (TECS) , 5(2), 472\u2013511.","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"issue":"6","key":"774_CR20","doi-asserted-by":"crossref","first-page":"3253","DOI":"10.1109\/TSP.2012.2189768","volume":"60","author":"Q Zhuge","year":"2012","unstructured":"Zhuge, Q., Guo, Y., Hu, J., Tseng, W., Xue, S., Sha, E. (2012). Minimizing access cost for multiple types of memory units in embedded systems through data allocation and scheduling. Signal Processing, IEEE Transactions on, 60(6), 3253\u20133263.","journal-title":"Signal Processing, IEEE Transactions on"},{"key":"774_CR21","unstructured":"Zivojnovic, V., Velarde, J., Schlager, C., Meyr, H. (1994). Dspstone: a dsp-oriented benchmarking methodology. In Proceedings of the international conference on signal processing and technology."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0774-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-013-0774-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0774-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,16]],"date-time":"2019-07-16T13:05:46Z","timestamp":1563282346000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-013-0774-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6,28]]},"references-count":21,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013,9]]}},"alternative-id":["774"],"URL":"https:\/\/doi.org\/10.1007\/s11265-013-0774-y","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,6,28]]}}}