{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T16:21:47Z","timestamp":1759335707007},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2013,7,7]],"date-time":"2013-07-07T00:00:00Z","timestamp":1373155200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1007\/s11265-013-0788-5","type":"journal-article","created":{"date-parts":[[2013,7,5]],"date-time":"2013-07-05T23:53:10Z","timestamp":1373068390000},"page":"217-231","source":"Crossref","is-referenced-by-count":2,"title":["Performance Characterization of AES Datapath Architectures in 90-nm Standard Cell CMOS Technology"],"prefix":"10.1007","volume":"75","author":[{"given":"Cheng","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Howard M.","family":"Heys","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,7,7]]},"reference":[{"key":"788_CR1","unstructured":"US Natl Inst. of Standards and Technology (2001). Federal information processing standard 197: Advanced Encryption Standard."},{"issue":"9","key":"788_CR2","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","volume":"12","author":"X Zhang","year":"2004","unstructured":"Zhang, X., & Parhi, K.K. (2004). High-speed VLSI architectures for the AES algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(9), 957\u2013967.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"4","key":"788_CR3","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TC.2006.49","volume":"55","author":"A Hodjat","year":"2006","unstructured":"Hodjat, A., & Verbauwhede, I. (2006). Area-throughput trade-offs for fully pipelined 30 to 70 Gbits\/s AES processors. IEEE Transactions on Computers, 55(4), 366\u2013372.","journal-title":"IEEE Transactions on Computers"},{"key":"788_CR4","doi-asserted-by":"crossref","unstructured":"H\u00e4m\u00e4l\u00e4inen, P., Alho, T., H\u00e4nnik\u00e4inen, M., H\u00e4m\u00e4l\u00e4inen, T.D. (2006). Design and implementation of low-area and low-power aes encryption hardware core. In The 9th EUROMICRO conference on digital system design (DSD 2006) (pp. 577\u2013583).","DOI":"10.1109\/DSD.2006.40"},{"issue":"12","key":"788_CR5","doi-asserted-by":"crossref","first-page":"1753","DOI":"10.1109\/TVLSI.2009.2025952","volume":"18","author":"T Good","year":"2010","unstructured":"Good, T., & Benaissa, M. (2010). 692-nW advanced encryption standard (AES) on a 0.13-\u03bcm CMOS. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(12), 1753\u20131757.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"788_CR6","doi-asserted-by":"crossref","unstructured":"Zambreno, J., Nguyen, D., Choudhary, A. (2004). Exploring area\/delay tradeoffs in an AES FPGA implementation. In The 14th annual international conference on field-programmable logic and applications (FPL 2004) (pp. 575\u2013585).","DOI":"10.1007\/978-3-540-30117-2_59"},{"key":"788_CR7","unstructured":"Stallings, W. (2005). Cryptography and network security. 4th Edn. Prentice Hall."},{"key":"788_CR8","doi-asserted-by":"crossref","unstructured":"Wolkerstorfer, J., Oswald, E., Lamberger, M. (2002). An ASIC implementation of the AES SBoxes. In Topics in cryptology (CT-RSA 2002) (Vol. 2271, pp. 67\u201378). Lecture Notes in Computer Science. Springer","DOI":"10.1007\/3-540-45760-7_6"},{"issue":"2","key":"788_CR9","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1007\/s11265-007-0158-2","volume":"50","author":"S Tillich","year":"2008","unstructured":"Tillich, S., Feldhofer, M., Popp, T., Gro\u00dfsch\u00e4dl, J. (2008). Area, delay, and power characteristics of standard-cell implementations of the AES S-Box. Journal of Signal Processing Systems, 50(2), 251\u2013261.","journal-title":"Journal of Signal Processing Systems"},{"key":"788_CR10","doi-asserted-by":"crossref","unstructured":"Bertoni, G., Macchetti, M., Negri, L., Fragneto, P. (2004). Power efficient ASIC synthesis of cryptographic Sboxes. In The 14th ACM Great Lakes symposium on VLSI (GLSVLSI 2004) (pp. 277\u2013281). ACM Press.","DOI":"10.1145\/988952.989019"},{"issue":"1","key":"788_CR11","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1049\/ip-ifs:20055006","volume":"152","author":"M Feldhofer","year":"2005","unstructured":"Feldhofer, M., Wolkerstorfer, J., Rijmen, V. (2005). AES implementation on a grain of sand. IEE Proceedings on Information Security, 152(1), 13\u201320.","journal-title":"IEE Proceedings on Information Security"},{"key":"788_CR12","doi-asserted-by":"crossref","unstructured":"Canright, D. (2005). A very compact S-Box for AES. Cryptographic hardware and embedded systems (CHES 2005) (Vol. 3659, pp. 441\u2013455). Lecture Notes in Computer Science. Springer.","DOI":"10.1007\/11545262_32"},{"key":"788_CR13","doi-asserted-by":"crossref","unstructured":"Satoh, A., Morioka, S., Takano, K., Munetoh, S. (2001). A compact Rijndael hardware architecture with S-Box optimization. Advances in cryptology ASIACRYPT 2001 (Vol. 2248, pp. 239\u2013254). Lecture Notes in Computer Science. Springer.","DOI":"10.1007\/3-540-45682-1_15"},{"key":"788_CR14","doi-asserted-by":"crossref","unstructured":"Rudra, A., Dubey, P.K., Jutla, C.S., Kumar, V., Rao, J.R., Rohatgi, P. (2001). Efficient Rijndael encryption implementation with composite field arithmetic. In Cryptographic hardware and embedded systems (CHES 2001) (pp. 171\u2013184). Lecture Notes in Computer Science. Springer.","DOI":"10.1007\/3-540-44709-1_16"},{"issue":"10","key":"788_CR15","doi-asserted-by":"crossref","first-page":"1153","DOI":"10.1109\/TCSII.2006.882217","volume":"53","author":"X Zhang","year":"2006","unstructured":"Zhang, X., & Parhi, K.K. (2006). On the optimum constructions of composite field for the AES algorithm. IEEE Transactions on Circuits and Systems II: Express Briefs, 53(10), 1153\u20131157.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"788_CR16","doi-asserted-by":"crossref","unstructured":"Nikova, S., Rijmen, V., Schlaffer, M. (2008). Using normal bases for compact hardware implementations of the AES S-Box. In The 6th conference on security and cryptography for networks (SCN 2008) (pp. 236\u2013245).","DOI":"10.1007\/978-3-540-85855-3_16"},{"key":"788_CR17","doi-asserted-by":"crossref","unstructured":"Kermani, M.M., & Reyhani-Masoleh, A. (2009). A low-cost S-box for the advanced encryption standard using normal basis. In The IEEE international conference on electro\/information technology (EIT 2009) (pp. 52\u201355).","DOI":"10.1109\/EIT.2009.5189583"},{"key":"788_CR18","doi-asserted-by":"crossref","unstructured":"Nogami, Y., Nekado, K., Toyota, T., Hongo, N., Morikawa, Y. (2010). Mixed bases for efficienct inversion in F((22)2)2 and conversion matrices of subbytes of AES. Cryptographic hardware and embedded systems (CHES 2010) (Vol. 6225, pp. 234\u2013247). Lecture Notes in Computer Science. Springer.","DOI":"10.1007\/978-3-642-15031-9_16"},{"key":"788_CR19","unstructured":"H\u00e4m\u00e4l\u00e4inen, P., Alho, T., H\u00e4nnik\u00e4inen, M., H\u00e4m\u00e4l\u00e4inen, T.D., J\u00e4vinen, T., Salmela, P., H\u00e4m\u00e4l\u00e4inen, P., Takala, J. (2005). Efficient byte permutation realizations for compact AES implementations. In 13th European signal processing conference (EUSIPCO 2005)."},{"issue":"4","key":"788_CR20","doi-asserted-by":"crossref","first-page":"483","DOI":"10.1109\/TC.2003.1190589","volume":"52","author":"S Mangard","year":"2003","unstructured":"Mangard, S., Aigner, M., Dominikus, S. (2003). A highly regular and scalable AES hardware architecture. IEEE Transactions on Computers, 52(4), 483\u2013491.","journal-title":"IEEE Transactions on Computers"},{"key":"788_CR21","doi-asserted-by":"crossref","unstructured":"Chodowiec, P., & Gaj, K. (2003). Very compact FPGA implementation of the AES algorithm. In Cryptographic hardware and embedded systems (CHES 2003) (Vol. 2779 pp. 319\u2013333). Lecture Notes in Computer Science. Springer.","DOI":"10.1007\/978-3-540-45238-6_26"},{"key":"788_CR22","doi-asserted-by":"crossref","unstructured":"Pramstaller, N., & Wolkerstorfer, J. (2004). A universal and efficient AES co-processor for field programmable logic arrays. The 14th annual international conference on field-programmable logic and applications (FPL 2004) (pp. 565\u2013574).","DOI":"10.1007\/978-3-540-30117-2_58"},{"key":"788_CR23","unstructured":"Chang, C., Huang, C., Chang, K., Chen, Y., Hsieh, C. (2008). High throughput 32-bit AES implementation in FPGA. The 9th IEEE Asia Pacific conference on circuits and systems (APCCAS 2008) (pp. 1806\u20131809)."},{"key":"788_CR24","unstructured":"Synopsys, Design compiler user guide version D-2010.03-SP2 (2010)."},{"key":"788_CR25","unstructured":"Synopsys, PrimeTime PX user guide version D-2010.06 (2010)."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0788-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-013-0788-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0788-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,17]],"date-time":"2019-07-17T05:11:32Z","timestamp":1563340292000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-013-0788-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7,7]]},"references-count":25,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,6]]}},"alternative-id":["788"],"URL":"https:\/\/doi.org\/10.1007\/s11265-013-0788-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7,7]]}}}