{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,17]],"date-time":"2025-05-17T05:11:14Z","timestamp":1747458674005},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2013,7,12]],"date-time":"2013-07-12T00:00:00Z","timestamp":1373587200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1007\/s11265-013-0795-6","type":"journal-article","created":{"date-parts":[[2013,7,11]],"date-time":"2013-07-11T01:28:54Z","timestamp":1373506134000},"page":"39-46","source":"Crossref","is-referenced-by-count":2,"title":["Area Efficient Sequential Decimal Fixed-point Multiplier"],"prefix":"10.1007","volume":"75","author":[{"given":"Liu","family":"Han","sequence":"first","affiliation":[]},{"given":"Amir","family":"Kaivani","sequence":"additional","affiliation":[]},{"given":"Seok-Bum","family":"Ko","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,7,12]]},"reference":[{"key":"795_CR1","unstructured":"IEEE Standard for Floating-Point Arithmetic. IEEE working group of the microprocesser standards subcommittee (2008)."},{"key":"795_CR2","doi-asserted-by":"crossref","unstructured":"Cowlishaw, M.\u00a0F. (2003). Decimal floating-point algorism for computers. In Proc. of the 16th IEEE symposium on computer arithmetic.","DOI":"10.1109\/ARITH.2003.1207666"},{"issue":"2","key":"795_CR3","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/TC.2008.209","volume":"58","author":"M Cornea","year":"2009","unstructured":"Cornea, M. et al. (2009). A software implementation of the IEEE 754R decimal floating-point arithmetic using the binary encoding format. IEEE Transactions on Computers, 58(2), 148\u2013162.","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"795_CR4","doi-asserted-by":"crossref","first-page":"8:1","DOI":"10.1147\/JRD.2010.2040930","volume":"54","author":"L-K Wang","year":"2010","unstructured":"Wang, L.-K. et al. (2010). A survey of hardware designs for decimal arithmetic. IBM Journal of Research and Development, 54(2), 8:1\u20138:15.","journal-title":"IBM Journal of Research and Development"},{"key":"795_CR5","doi-asserted-by":"crossref","unstructured":"Wang, L.-K. et al. (2007). Benchmarks and performance analysis of decimal floating-point applications. 25th International Conference on Computer Design (ICCD) (pp. 164\u2013170).","DOI":"10.1109\/ICCD.2007.4601896"},{"issue":"6","key":"795_CR6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1147\/rd.516.0663","volume":"51","author":"L Eisen","year":"2007","unstructured":"Eisen, L. et al. (2007). IBM POWER6 accelerators: VMX and DFU. IBM Journal of Research and Development, 51(6), 1\u201321.","journal-title":"IBM Journal of Research and Development"},{"issue":"1","key":"795_CR7","doi-asserted-by":"crossref","first-page":"4:1","DOI":"10.1147\/JRD.2009.5388585","volume":"53","author":"EM Schwarz","year":"2009","unstructured":"Schwarz, E.M., Kapernick, J.S., Cowlishaw, M.F. (2009). Decimal floating-point support on the IBM System z10 processor. IBM Journal of Research and Development, 53(1), 4:1\u20134:10.","journal-title":"IBM Journal of Research and Development"},{"key":"795_CR8","doi-asserted-by":"crossref","unstructured":"Carlough, S., Collura, A., Mueller, S., Kroener, M. (2011). The IBM zEnterprise-196 decimal floating-point accelerator. 20th IEEE symposium on computer arithmetic.","DOI":"10.1109\/ARITH.2011.27"},{"issue":"11","key":"795_CR9","doi-asserted-by":"crossref","first-page":"1539","DOI":"10.1109\/TC.2009.110","volume":"58","author":"G Jaberipur","year":"2009","unstructured":"Jaberipur, G., Kaivani, A. (2009). Improving the speed of parallel decimal multiplication. IEEE Transactions on Computers, 58(11), 1539\u20131552.","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"795_CR10","doi-asserted-by":"crossref","first-page":"679","DOI":"10.1109\/TC.2009.167","volume":"59","author":"A Vazquez","year":"2010","unstructured":"Vazquez, A., Antelo, E., Montuschi, P. (2010). Improved design of high-performance parallel decimal multipliers. IEEE Transactions on Computers, 59(5), 679\u2013693.","journal-title":"IEEE Transactions on Computers"},{"key":"795_CR11","doi-asserted-by":"crossref","unstructured":"Han, L., & Ko, S. (2013). High speed parallel decimal multiplication with redundant internal encodings. IEEE Transactions on Computers, 62(5), 956\u2013968.","DOI":"10.1109\/TC.2012.35"},{"key":"795_CR12","unstructured":"Cowlishaw, M. (2009). Decimal library performance. Version 1.12."},{"key":"795_CR13","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1016\/j.vlsi.2007.01.002","volume":"41","author":"G Jaberipur","year":"2008","unstructured":"Jaberipur, G., & Parhami, B. (2008). Constant-time addition with hybrid-redundant numbers: theory and implementations. Integration, the VLSI Journal, 41, 49\u201364.","journal-title":"Integration, the VLSI Journal"},{"key":"795_CR14","unstructured":"STMicroelectronics, 90nm CMOS Design Platform (2007)."},{"key":"795_CR15","doi-asserted-by":"crossref","unstructured":"Erle, M.A., & Schulte, M.J. (2003). Decimal multiplication via carry save addition. In Proc. IEEE Int. Conf. Application-Specific Systems, Architectures, Processors (pp. 337\u2013347).","DOI":"10.1109\/ASAP.2003.1212858"},{"key":"795_CR16","unstructured":"Kenney, R.D., Schulte M.J., Erle M.\u00a0A. (2004) A high-frequency decimal multiplier. In Proc. IEEE int. conf. comput. des.: VLSI in comput. and processors (pp. 26\u201329)."},{"key":"795_CR17","doi-asserted-by":"crossref","unstructured":"Erle, M.A., Schwarz, E.M., Schulte, M.J. (2005). Decimal multiplication with efficient partial product generation. In Proc. 17th IEEE symp. on computer arithmetic (pp. 21\u201328).","DOI":"10.1109\/ARITH.2005.15"},{"key":"795_CR18","doi-asserted-by":"crossref","unstructured":"Svoboda A. (1969) Decimal adder with signed digit arithmetic. IEEE Transaction on Computers, C, 212\u2013215.","DOI":"10.1109\/T-C.1969.222633"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0795-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-013-0795-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0795-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,18]],"date-time":"2019-07-18T01:00:48Z","timestamp":1563411648000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-013-0795-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7,12]]},"references-count":18,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2014,4]]}},"alternative-id":["795"],"URL":"https:\/\/doi.org\/10.1007\/s11265-013-0795-6","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7,12]]}}}