{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T09:45:59Z","timestamp":1770975959649,"version":"3.50.1"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2013,7,17]],"date-time":"2013-07-17T00:00:00Z","timestamp":1374019200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1007\/s11265-013-0828-1","type":"journal-article","created":{"date-parts":[[2013,7,16]],"date-time":"2013-07-16T06:21:46Z","timestamp":1373955706000},"page":"45-61","source":"Crossref","is-referenced-by-count":4,"title":["Coarse-grained Dynamically Reconfigurable Processor for Vision Pre-Processing"],"prefix":"10.1007","volume":"79","author":[{"given":"Bin","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuizhi","family":"Mei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nanning","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2013,7,17]]},"reference":[{"key":"828_CR1","unstructured":"Milan, S., Vaclav, H., Roger, B. (2007). Image processing, analysis, and machine vision, 3, Thomson Learning."},{"key":"828_CR2","volume-title":"Machine vision: theory, algorithms, practicalities 3,","author":"D Roy","year":"2005","unstructured":"Roy, D. (2005). Machine vision: theory, algorithms, practicalities, 3, Singapore: Elsevier."},{"key":"828_CR3","unstructured":"Javier, R.M. (2008). Tutorial on Gabor Filters. http:\/\/mplab.ucsd.edu\/tutorials\/gabor.pdf ."},{"key":"828_CR4","unstructured":"Hanene, T., Mohamed-Salim, B., Nabil, D.D., Lotfi, K. (2002). A survey and evaluation of edge detection operators application to medical images. In IEEE international conference on systems, man and cybernetics (pp. 706\u2013709)."},{"issue":"4","key":"828_CR5","doi-asserted-by":"crossref","first-page":"597","DOI":"10.1109\/TCSVT.2009.2014013","volume":"19","author":"F Nicolas","year":"2009","unstructured":"Nicolas, F., Franck, M., Sebastien, R., Fan, Y., Michel, P. (2009). Fast and robust face detection on a parallel optimized architecture implemented on FPGA. IEEE Transactions on Circuits and Systems for Video Technology, 19(4), 597\u2013602.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"1","key":"828_CR6","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1109\/JSSC.2008.2007158","volume":"44","author":"C Chih-Chi","year":"2009","unstructured":"Chih-Chi, C., Chia-Hua, L., Chung-Te, L., Liang-Gee, C. (2009). iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS\/W vision processor. IEEE Journal of Solid-State Circuits, 44(1), 127\u2013135.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"828_CR7","unstructured":"Nao, I., Shingo, K., Koichi, H. (2007). A dynamically reconfigurable architecture combining pixel-level SIMD and operation-pipeline modes for high frame rate visual processing. In IEEE international conference on field-programmable technology (pp. 321\u2013324)."},{"issue":"9","key":"828_CR8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/JSSC.2011.2165750","volume":"46","author":"Z Wan-cheng","year":"2011","unstructured":"Wan-cheng, Z., Qiu-yu, F., Nan-jian, W. (2011). A programmable vision chip based on multiple levels of parallel processors. IEEE Journal of Solid-State Circuits, 46(9), 1\u201316.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"5","key":"828_CR9","doi-asserted-by":"crossref","first-page":"1675","DOI":"10.1109\/TIM.2007.895671","volume":"56","author":"E Abdelhafid","year":"2007","unstructured":"Abdelhafid, E., Samir, B., Antoine, D., Lionel, L., Jacques-Olivier, K., Roger, R. (2007). Image processing vision systems: standard image sensors versus retinas. IEEE Transactions on Instrumentation and Measurement, 56(5), 1675\u20131687.","journal-title":"IEEE Transactions on Instrumentation and Measurement"},{"key":"828_CR10","unstructured":"Jun-bao, L., Shuai, W., Yi, L., Jun, H., Xiao-yang, Z. (2010). Configurable pipelined gabor filter implementation for fingerprint image enhancement. In IEEE international conference on solid-state and integrated circuit technology (pp. 584\u2013586)."},{"key":"828_CR11","unstructured":"Kill, B., & Amira, A. (2011). Efficient reconfigurable architectures of generic cyclic convolution. In IEEE 15th international symposium on consumer electronics (pp. 560\u2013564)."},{"key":"828_CR12","unstructured":"Clement, F., Cyril, P., Jefferson, Y.H., Yann, L. (2009). CNP: An FPGA-based processor for convolutional networks. In International conference on field programmable logic and applications (pp. 32\u201337)."},{"key":"828_CR13","unstructured":"Xinxin, W., & Betram, E.S. (2010). GPU implemention of fast gabor filters. In Proceedings of 2010 IEEE international symposium on circuits and systems (pp. 373\u2013376)."},{"key":"828_CR14","unstructured":"Ben, C., Peter, Y.K.C., Wayne, L., Sarah, W. (2005). Have GPUs made FPGAs redundant in the field of video processing? In IEEE international conference on field-programmable technology (pp. 111\u2013118)."},{"issue":"1","key":"828_CR15","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1109\/JSSC.2003.820876","volume":"39","author":"K Takashi","year":"2004","unstructured":"Takashi, K., Shingo, K., Masatoshi, I. (2004). A dynamicall reconfigurable SIMD processor for a vision chip. IEEE Journal of Solid-State Circuits, 39(1), 265\u2013268.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"7","key":"828_CR16","doi-asserted-by":"crossref","first-page":"1044","DOI":"10.1109\/JSSC.2004.829931","volume":"39","author":"LC Gustavo","year":"2004","unstructured":"Gustavo, L.C., Angel, R., Ricardo, C.G., Jim\u00e9nez-Garrido, F., Servando, E., Rafael, D. (2004). A 1000 FPS at 128128 vision processor with 8-bit digitized I\/O. IEEE Journal of Solid-State Circuits, 39(7), 1044\u20131055.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"6","key":"828_CR17","doi-asserted-by":"crossref","first-page":"1470","DOI":"10.1109\/JSSC.2008.923621","volume":"43","author":"M Wei","year":"2008","unstructured":"Wei, M., Qing-yu, L., Wan-cheng, Z., Nan-jian, W. (2008). A programmable SIMD vision chip for real-time vision applications. IEEE Journal of Solid-State Circuits, 43(6), 1470\u20131479.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"828_CR18","doi-asserted-by":"crossref","first-page":"192","DOI":"10.1109\/JSSC.2007.909328","volume":"43","author":"AA Anteneh","year":"2008","unstructured":"Anteneh, A.A., Richard, P.K., Vishal, C., Leo, S., Paul, W., Sebastien, M., Bart, V., Marc, H. (2008). Xetal-II: a 107 GOPS, 600 mW massively parallel processor for video scene analysis. IEEE Journal of Solid-State Circuits, 43(1), 192\u2013201.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"828_CR19","unstructured":"Alan, M., Tony, S., Igor, K., Jean, V., Brad, H. (1999). A reconfigurable arithmetic array for multimedia applications. In Proceedings of the 1999 ACM\/SIGDA seventh international symposium on field-programmable gate arrays (pp. 135\u2013143)."},{"key":"828_CR20","unstructured":"John, R.H., & John, W. (1997). Garp: a MIPS processor with a reconfigurable coprocessor. In IEEE symposium on field-programmable custom computing machines (pp. 12\u201321)."},{"issue":"5","key":"828_CR21","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"S Hartej","year":"2000","unstructured":"Hartej, S., Ming-hau, L., Guangmind, L., Fadi, J.K., Nader, B., Eliseu, M.C.F. (2000). MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers, 49(5), 465\u2013481.","journal-title":"IEEE Transactions on Computers"},{"key":"828_CR22","unstructured":"Christian, P., & Marco, P. (2005). Zippy-A coarse-grained reconfigurable array with support for hardware virtualization. In Proceedings of the IEEE international conference on application-specific systems, architecture processor (pp. 213\u2013218)."},{"key":"828_CR23","doi-asserted-by":"crossref","unstructured":"Bingfeng, M., Andy, L., Jean-Yves, M., Diederik, V., Rudy, L. (2005). Architecture exploration for a reconfigurable architecture template. IEEE Design & Test of Computers, 90\u2013101.","DOI":"10.1109\/MDT.2005.27"},{"key":"828_CR24","unstructured":"PACT XPP technologies, XPP-III processor overview (White Paper). (2006)."},{"issue":"19","key":"828_CR25","doi-asserted-by":"crossref","first-page":"1380","DOI":"10.1587\/elex.6.1380","volume":"6","author":"M Kuizhi","year":"2009","unstructured":"Kuizhi, M., Bing, Z., Chenyang, G. (2009). A hierarchical and parallel SoC architecture for vision procesor. IEICE Electronics Express, 6(19), 1380\u20131386.","journal-title":"IEICE Electronics Express"},{"issue":"10","key":"828_CR26","doi-asserted-by":"crossref","first-page":"2420","DOI":"10.1109\/TCSI.2011.2131370","volume":"58","author":"L Alexey","year":"2011","unstructured":"Alexey, L. (2011). A SIMD cellular processor array vision chip with asynchronous processing capabilities. IEEE Transactions on Circuits and Systems I: Regular Papers, 58(10), 2420\u2013 2431.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"4","key":"828_CR27","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1049\/iet-cds:20070056","volume":"1","author":"S Perri","year":"2007","unstructured":"Perri, S., & Corsonello, P. (2007). VLSI implementations of efficient isotropic flexible 2D convolvers. IET Circuits Devices Systems, 1(4), 263\u2013269.","journal-title":"IET Circuits Devices Systems"},{"key":"828_CR28","volume-title":"Advanced digital design with the verilog HDL","author":"D.C Michael","year":"2004","unstructured":"Michael, D.C. (2004). Advanced digital design with the verilog HDL. India: Prentice Hall India."},{"issue":"10","key":"828_CR29","doi-asserted-by":"crossref","first-page":"1985","DOI":"10.1109\/TCSI.2004.835683","volume":"51","author":"C Chip-Hong","year":"2004","unstructured":"Chip-Hong, C., Jiangmin, G., Mingyan, Z. (2004). Ultra low-voltage low-power CMOS 4\u20132 and 5\u20132 compressors for fast arthmetic circuits. IEEE Transactions on Circuits and Systems-I, 51(10), 1985\u20131997.","journal-title":"IEEE Transactions on Circuits and Systems-I"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0828-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-013-0828-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0828-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:22:23Z","timestamp":1559391743000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-013-0828-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7,17]]},"references-count":29,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,4]]}},"alternative-id":["828"],"URL":"https:\/\/doi.org\/10.1007\/s11265-013-0828-1","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7,17]]}}}