{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T03:16:13Z","timestamp":1673320573569},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2013,9,27]],"date-time":"2013-09-27T00:00:00Z","timestamp":1380240000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1007\/s11265-013-0854-z","type":"journal-article","created":{"date-parts":[[2013,9,26]],"date-time":"2013-09-26T02:02:01Z","timestamp":1380160921000},"page":"185-194","source":"Crossref","is-referenced-by-count":9,"title":["Clockless Stochastic Decoding of Low-Density Parity-Check Codes: Architecture and Simulation Model"],"prefix":"10.1007","volume":"76","author":[{"given":"Naoya","family":"Onizawa","sequence":"first","affiliation":[]},{"given":"Warren J.","family":"Gross","sequence":"additional","affiliation":[]},{"given":"Takahiro","family":"Hanyu","sequence":"additional","affiliation":[]},{"given":"Vincent C.","family":"Gaudet","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,9,27]]},"reference":[{"issue":"1","key":"854_CR1","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/TIT.1962.1057683","volume":"8","author":"R Gallager","year":"1962","unstructured":"Gallager, R. (1962). Low-density parity-check codes. IRE Transactions on Information Theory, 8(1), 21\u201328.","journal-title":"IRE Transactions on Information Theory"},{"key":"854_CR2","doi-asserted-by":"crossref","unstructured":"MacKay, D. JC. (1997). Good error-correcting codes based on very sparse matrices (p. 113).","DOI":"10.1109\/ISIT.1997.613028"},{"issue":"8","key":"854_CR3","doi-asserted-by":"crossref","first-page":"1835","DOI":"10.1109\/JSSC.2008.925402","volume":"43","author":"A Darabiha","year":"2008","unstructured":"Darabiha, A., Chan Carusone, A., Kschischang, F. R. (2008). Power reduction techniques for LDPC decoders. IEEE Journal of Solid-State Circuits, 43(8), 1835\u20131845.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"854_CR4","doi-asserted-by":"crossref","first-page":"843","DOI":"10.1109\/JSSC.2010.2042255","volume":"45","author":"Z Zhang","year":"2010","unstructured":"Zhang, Z., Anantharam, V., Wainwright, M. J., Nikolic, B. (2010). An efficient 10GBASE-T Ethernet LDPC decoder design with low error floors. IEEE Journal of Solid-State Circuits, 45(4), 843\u2013855.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"5","key":"854_CR5","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/TCSI.2010.2046957","volume":"57","author":"T Mohsenin","year":"2010","unstructured":"Mohsenin, T., Truong, D. N., Baas, B. M. (2010). A low-complexity message-passing algorithm for reduced routing congestion in LDPC decoders. IEEE Transactions on Circuits and Systems I: Regular Papers, 57(5), 1048\u20131061.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"3","key":"854_CR6","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/4.987093","volume":"37","author":"AJ Blanksby","year":"2002","unstructured":"Blanksby, A. J., & Howland, C. J. (2002). A 690-mW 1-Gb\/s 1024-b, rate-1\/2 low-density parity-check code decoder. IEEE Journal of Solid-State Circuits, 37(3), 404\u2013412.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"3","key":"854_CR7","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1049\/el:20030217","volume":"39","author":"VC Gaudet","year":"2003","unstructured":"Gaudet, V. C., & Rapley, A. C. (2003). Iterative decoding using stochastic computation. Electronics Letters, 39(3), 299\u2013301.","journal-title":"Electronics Letters"},{"issue":"10","key":"854_CR8","doi-asserted-by":"crossref","first-page":"716","DOI":"10.1109\/LCOMM.2006.060570","volume":"10","author":"S Sharifi Tehrani","year":"2006","unstructured":"Sharifi Tehrani, S., Gross, W. J., Mannor, S. (2006). Stochastic decoding of LDPC codes. IEEE Communications Letters, 10(10), 716\u2013718.","journal-title":"IEEE Communications Letters"},{"issue":"11","key":"854_CR9","doi-asserted-by":"crossref","first-page":"5692","DOI":"10.1109\/TSP.2008.929671","volume":"56","author":"S Sharifi Tehrani","year":"2008","unstructured":"Sharifi Tehrani, S., Mannor, S., Gross, W. J. (2008). Fully parallel stochastic LDPC decoders. IEEE Transactions on Signal Processing, 56(11), 5692\u20135703.","journal-title":"IEEE Transactions on Signal Processing"},{"issue":"9","key":"854_CR10","doi-asserted-by":"crossref","first-page":"4883","DOI":"10.1109\/TSP.2010.2051434","volume":"58","author":"S Sharifi Tehrani","year":"2010","unstructured":"Sharifi Tehrani, S., Naderi, A., Kamendje, G.-A., Hemati, S., Mannor, S., Gross, W. J. (2010). Majority-based tracking forecast memories for stochastic LDPC decoding. IEEE Transactions on Signal Processing, 58(9), 4883\u20134896.","journal-title":"IEEE Transactions on Signal Processing"},{"key":"854_CR11","first-page":"92","volume-title":"Proceeding of IEEE 42nd international symposium on multiple-valued logic (ISMVL)","author":"N Onizawa","year":"2012","unstructured":"Onizawa, N., Gaudet, V. C., Hanyu, T., Gross, W. J. (2012). Asynchronous stochastic decoding of low-density parity-check codes. In Proceeding of IEEE 42nd international symposium on multiple-valued logic (ISMVL) (pp. 92\u201397)."},{"key":"854_CR12","doi-asserted-by":"crossref","unstructured":"Onizawa, N., Gross, W. J., Hanyu, T., Gaudet, V. C. (2012). Clockless stochastic decoding of low-density parity-check codes. In Proceeding of 2012 IEEE workshop on signal processing system (SiPS) (pp. 143\u2013148).","DOI":"10.1109\/SiPS.2012.53"},{"issue":"2","key":"854_CR13","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1109\/18.910572","volume":"47","author":"FR Kschischang","year":"2001","unstructured":"Kschischang, F. R., Frey, B. J., Loeliger, H.-A. (2001). Factor graphs and the sum-product algorithm. IEEE Transactions on Information Theory, 47(2), 498\u2013519.","journal-title":"IEEE Transactions on Information Theory"},{"key":"854_CR14","unstructured":"Onizawa, N., Ikeda, T., Hanyu, T., Gaudet, V. C. (2007). 3.2-Gb\/s 1024-b rate-1\/2 LDPC decoder chip using a flooding-type update-schedule algorithm. In Proceeding 50th Midwest symposium on circuits and systems (pp. 217\u2013220)."},{"issue":"3","key":"854_CR15","doi-asserted-by":"crossref","first-page":"482","DOI":"10.1109\/TVLSI.2008.2011360","volume":"18","author":"N Onizawa","year":"2010","unstructured":"Onizawa, N., Hanyu, T., Gaudet, V. C. (2010). Design of high-throughput fully parallel LDPC decoders based on wire partitioning. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(3), 482\u2013489.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"06","key":"854_CR16","doi-asserted-by":"crossref","first-page":"867","DOI":"10.1587\/transele.E92.C.867","volume":"E92-C","author":"N Onizawa","year":"2009","unstructured":"Onizawa, N., Gaudet, V. C., Hanyu, T. (2009). High-throughput bit-serial LDPC decoder LSI based on multiple-valued asynchronous interleaving. IEICE Transactions on Electronics, E92-C(06), 867\u2013874.","journal-title":"IEICE Transactions on Electronics"},{"issue":"8","key":"854_CR17","doi-asserted-by":"crossref","first-page":"1933","DOI":"10.1109\/TCSI.2011.2107271","volume":"58","author":"N Onizawa","year":"2011","unstructured":"Onizawa, N., Gaudet, V. C., Hanyu, T. (2011). Low-energy asynchronous interleaver for clockless fully parallel LDPC decoding. IEEE Transactions on Circuits and Systems I: Regular Papers, 58(8), 1933\u20131943.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"854_CR18","doi-asserted-by":"crossref","unstructured":"Christensen, K. T., Jensen, P., Korger, P., Sparso, J. (1998). The design of an asynchronous TinyRISCTM TR4101 microprocessor core. In Proceedings 1998 fourth international symposium on advanced research in asynchronous circuits and systems (pp. 108\u2013119).","DOI":"10.1109\/ASYNC.1998.666498"},{"key":"854_CR19","doi-asserted-by":"crossref","unstructured":"Spars\u00f8, J., & Furber, S. (2001). Principles of asynchronous circuit design: a systems perspective.","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"854_CR20","doi-asserted-by":"crossref","unstructured":"Onizawa, N., Funazaki, T., Matsumoto, A., Hanyu, T. (2010). Accurate asynchronous network-on-chip simulation based on a delay-aware model. In Proceedings IEEE computer society annual symposium on (pp. 357\u2013362).","DOI":"10.1109\/ISVLSI.2010.45"},{"key":"854_CR21","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1145\/322063.322067","volume":"2","author":"GM Baudet","year":"1978","unstructured":"Baudet, G.M. (1978). Asynchronous iterative methods for multiprocessors. Journal of the Association for Computing Machinery, 2, 226\u2013244.","journal-title":"Journal of the Association for Computing Machinery"},{"key":"854_CR22","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1137\/0325006","volume":"25","author":"DP Bertsekas","year":"1987","unstructured":"Bertsekas, D.P., & El Baz, D. (1987). Distributed asynchronous relaxation methods ror convex network flow problems. SIAM Journal on Control and Optimization, 25, 74\u201385.","journal-title":"SIAM Journal on Control and Optimization"},{"key":"854_CR23","unstructured":"Bertsekas, D.P., & Tsitsiklis, J. (1989). Parallel and distributed computation, numerical methods."},{"key":"854_CR24","doi-asserted-by":"crossref","unstructured":"Wang, X., Ahonen, T., Nurmi, J. (2006). Prototyping a globally asynchronous locally synchronous network-on-chip on a conventional FPGA device using synchronous design tools. In Proceedings international conference on field programmable logic and applications 2006 (pp. 1\u20136).","DOI":"10.1109\/FPL.2006.311284"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0854-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-013-0854-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0854-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T18:21:55Z","timestamp":1564078915000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-013-0854-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9,27]]},"references-count":24,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,8]]}},"alternative-id":["854"],"URL":"https:\/\/doi.org\/10.1007\/s11265-013-0854-z","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,9,27]]}}}