{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T08:02:42Z","timestamp":1649059362325},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2013,10,27]],"date-time":"2013-10-27T00:00:00Z","timestamp":1382832000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2014,8]]},"DOI":"10.1007\/s11265-013-0856-x","type":"journal-article","created":{"date-parts":[[2013,10,26]],"date-time":"2013-10-26T01:07:40Z","timestamp":1382749660000},"page":"133-147","source":"Crossref","is-referenced-by-count":5,"title":["A Low Cost Multi-Tiered Approach to Improving the Reliability of Multi-Level Cell Pram"],"prefix":"10.1007","volume":"76","author":[{"given":"Chengen","family":"Yang","sequence":"first","affiliation":[]},{"given":"Yunus","family":"Emre","sequence":"additional","affiliation":[]},{"given":"Zihan","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Hsingmin","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2013,10,27]]},"reference":[{"key":"856_CR1","doi-asserted-by":"crossref","unstructured":"Philip Wong, H. S., Raoux, S., Kim, S., Liang, J., Reifenberg, J. P., Rajendran, B., et al. (2010 Dec.). Phase change memory. Proceedings of the IEEE, 98(12), 2201\u20132227.","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"856_CR2","doi-asserted-by":"crossref","unstructured":"Burr, G. W., Breitwisch, M. J., Franceschini, M., Garetto, D., Gopalakrishnan, K., Jackson, B., et al. (2010 March). Phase change memory technology. Journal of Vacuum Science and Technology B, 28(2), 223\u2013262.","DOI":"10.1116\/1.3301579"},{"key":"856_CR3","doi-asserted-by":"crossref","unstructured":"Kim, K., & Ahn, S. (2005). Reliability investigation for manufacturable high density PRAM. IEEE 43rd Annual International Reliability Physics Symposium, pp. 157\u2013162.","DOI":"10.1109\/RELPHY.2005.1493077"},{"key":"856_CR4","doi-asserted-by":"crossref","unstructured":"Qureshi, M. K., Srinivasan, V., Rivers J. A. (2009). Scalable high performance main memory system using phase-change memory organization. 36th International. Symposium. On Computer Architectures (ISCA), pp. 24\u201333.","DOI":"10.1145\/1555815.1555760"},{"key":"856_CR5","unstructured":"Seong, N. H., Dong, H. W., Srinivasan, V., Rivers, J. A., Lee, H.-H. S. (2010). SAFFER: Stuck-At-Fault error recovery for memories. 43rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 115\u2013124."},{"key":"856_CR6","doi-asserted-by":"crossref","unstructured":"Schechter, S., Loh, G. H., Strauss, K., Burger, D. (2010). Use ECP, not ECC, for hard failures in resistive memories. International. Symposium. On Computer Architectures (ISCA).","DOI":"10.1145\/1815961.1815980"},{"key":"856_CR7","unstructured":"Yoon, D. H., Muralimanohar, N., Chang, J., Ranganathan, P., Jouppi, N. P., Erez, M. (2009). FREE-p: Protecting non-volatile memory against both hard and soft errors. IEEE 17th International Symposium on High Performance Computer Architecture, pp.466\u2013477."},{"key":"856_CR8","doi-asserted-by":"crossref","unstructured":"Xu, W. & Zhang, T. (2011). A time-aware fault tolerance scheme to improve reliability of multi-level phase-change memory in the presence of significant resistance drift. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(8), 1357\u20131367.","DOI":"10.1109\/TVLSI.2010.2052640"},{"key":"856_CR9","unstructured":"Thoziyoor, S., Muralimanohar, N., Ahn, J. H., Jouppi, N. P. (2008). CACTI 5.1 technical report. HP Labs, Palo Alto, CA, Tech. Rep. HPL-2008-20."},{"key":"856_CR10","doi-asserted-by":"crossref","unstructured":"Dong, X., Jouppi, N., Xie, Y. (2009). PCRAMsim: System-Level performance, energy, and area modeling for phase-change RAM. IEEE\/ACM International Conference on Computer-Aided Design, pp. 269\u2013275.","DOI":"10.1145\/1687399.1687449"},{"issue":"7","key":"856_CR11","doi-asserted-by":"crossref","first-page":"994","DOI":"10.1109\/TCAD.2012.2185930","volume":"31","author":"X Dong","year":"2012","unstructured":"Dong, X., Xu, C., Xie, Y., Jouppi, N. P. (2012). NVSim: a circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 31(7), 994\u20131007.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"856_CR12","doi-asserted-by":"crossref","unstructured":"Sun, G., Joo, Y., Chen, Y., Niu, D., Xie, Y., Chen, Y., et al. (2010). A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement. IEEE 16th International Symposium on High Performance Computer Architecture (HPCA), pp. 1\u201312.","DOI":"10.1109\/HPCA.2010.5416650"},{"key":"856_CR13","doi-asserted-by":"crossref","unstructured":"Dhiman, G., Ayou, R., Rosing, T. (2009). PDRAM: A hybrid PRAM and DRAM main memory system. IEEE Design Automation Conference, pp. 664\u2013669.","DOI":"10.1145\/1629911.1630086"},{"key":"856_CR14","doi-asserted-by":"crossref","unstructured":"Yang, C., Emre, Y., Cao, Y., Chakrabarti, C. (2012). Multi-Tiered approach to improving the reliability of multi-level cell PRAM. IEEE Workshop on Signal Processing Systems (SiPS), pp. 114\u2013119.","DOI":"10.1109\/SiPS.2012.46"},{"key":"856_CR15","unstructured":"Standard performance Evaluation Corporation, http:\/\/www.spec.org\/cpu2006\/ ."},{"key":"856_CR16","unstructured":"DaCapo Benchmark suit, http:\/\/www.dacapobench.org\/ ."},{"key":"856_CR17","unstructured":"GEM5 simulator, http:\/\/www.m5sim.org\/Main_Page ."},{"key":"856_CR18","doi-asserted-by":"crossref","unstructured":"Xu, Z., Sutaria, K., Yang, C., Chakrabarti, C., Cao, Y. (2012). Hierarchical modeling of phase change memory for reliable design. IEEE International Conference on Computer Design (ICCD), pp. 115\u2013120.","DOI":"10.1109\/ICCD.2012.6378626"},{"key":"856_CR19","unstructured":"Li, L., & Chan, M. (2008) Scaling analysis of phase change memory (PCM) driving devices. IEEE International Conference on Electron Devices and Solid-State Circuits(EDSSC) 2008, pp. 1\u20134."},{"key":"856_CR20","doi-asserted-by":"crossref","unstructured":"Li, Y., Hwang, C., Kuo, Y., Cheng, H. (2008) Three-Dimensional numerical simulation of switching dynamics for cylindrical-shaped phase change memory. IEEE International Conference on Computational Science and Engineering Workshops, 2008. pp. 324\u2013327.","DOI":"10.1109\/CSEW.2008.41"},{"key":"856_CR21","doi-asserted-by":"crossref","unstructured":"Bedeschi, F., Fackenthal, R., Resta, C., Donze, E. M., Jagasivamani, M., Buda, E. C., et al. (2009). A bipolar-selected phase change memory featuring multi-level cell storage. IEEE Journal of Solid-State Circuits, 44(1), 217\u2013227.","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"856_CR22","doi-asserted-by":"crossref","unstructured":"Lavizzari, S., Ielmini, D., Sharma, D., Lacaita, A. L. (2009). Reliability impact of chalcogenide-structure relaxation in phase-change memory (PCM) cells\u2014Part II: physics-based modeling. IEEE Transactions on Electron Devices, 56(5), 1078\u20131085.","DOI":"10.1109\/TED.2009.2016398"},{"issue":"11","key":"856_CR23","doi-asserted-by":"crossref","first-page":"1929","DOI":"10.1109\/JSSC.2003.818144","volume":"38","author":"D Elmhurst","year":"2003","unstructured":"Elmhurst, D., & Goldman, M. (2003). A 1.8-V 128-Mb 125MHz multilevel cell flash memory with flexible read while write. IEEE Journal of Solid-State Circuits, 38(11), 1929\u20131933.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"856_CR24","doi-asserted-by":"crossref","unstructured":"Kang, S., Cho, W., Choet, B., Lee, K., Lee, C., Oh, H., et al. (2007) A 0.1-\u03bcm 1.8-V 256-Mb Phase-change random access nemory (PRAM) with 66-MHz synchronous burst-read operation l. IEEE Journal of Solid-State Circuits, 42(1), 210\u2013218.","DOI":"10.1109\/JSSC.2006.888349"},{"key":"856_CR25","doi-asserted-by":"crossref","unstructured":"Choi, H., Liu, W., Sung, W. (2010). VLSI Implementation of BCH error correction for multilevel cell NAND flash memory. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(5), 843\u2013847.","DOI":"10.1109\/TVLSI.2009.2015666"},{"key":"856_CR26","doi-asserted-by":"crossref","unstructured":"Wei, S. W. & Wei, C. H. (1989). High-speed hardware decoder for double error correcting binary BCH codes. Communications, Speech and Vision, IEE Proceeding I, 136(3), 227\u2013231.","DOI":"10.1049\/ip-i-2.1989.0033"},{"key":"856_CR27","doi-asserted-by":"crossref","unstructured":"Deng, R. H. & Costello, D. J. (1987). Decoding of DBEC-TBED reed-solomon codes. IEEE Transactions on Computers, C-36(11).","DOI":"10.1109\/TC.1987.5009476"},{"issue":"1","key":"856_CR28","doi-asserted-by":"crossref","first-page":"283","DOI":"10.1109\/18.746816","volume":"45","author":"CW Walker","year":"1999","unstructured":"Walker, C. W. (1999). New formulas for solving quadratic equations over certain finite field. IEEE Transactions on Information Theory, 45(1), 283\u2013284.","journal-title":"IEEE Transactions on Information Theory"},{"key":"856_CR29","unstructured":"Nangate, Sunnyvale, California (2008). 45nm open cell library. http:\/\/www.nangate.com\/ ."},{"key":"856_CR30","unstructured":"Synopsys Design Compiler: http:\/\/www.synopsys.com ."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0856-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-013-0856-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-013-0856-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,31]],"date-time":"2019-07-31T06:20:38Z","timestamp":1564554038000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-013-0856-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10,27]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2014,8]]}},"alternative-id":["856"],"URL":"https:\/\/doi.org\/10.1007\/s11265-013-0856-x","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,10,27]]}}}