{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T11:14:54Z","timestamp":1723634094008},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T00:00:00Z","timestamp":1394150400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1007\/s11265-014-0880-5","type":"journal-article","created":{"date-parts":[[2014,3,6]],"date-time":"2014-03-06T03:56:34Z","timestamp":1394078194000},"page":"225-234","source":"Crossref","is-referenced-by-count":7,"title":["Improving the Reliability of MLC NAND Flash Memories Through Adaptive Data Refresh and Error Control Coding"],"prefix":"10.1007","volume":"76","author":[{"given":"Chengen","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsing-Min","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Trevor N.","family":"Mudge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,3,7]]},"reference":[{"issue":"1","key":"880_CR1","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/JPROC.2008.2007477","volume":"97","author":"R Micheloni","year":"2009","unstructured":"Micheloni, R., et al. (2009). Non-volatile memories for removable media. Proceedings of the IEEE, 97(1), 148\u2013160.","journal-title":"Proceedings of the IEEE"},{"key":"880_CR2","doi-asserted-by":"crossref","unstructured":"Grupp, L. M, et al. (2009) Characterizing Flash Memory: Anomalies, Observations, and Applications. International Symposium on Microarchitecture, pp. 24\u201333.","DOI":"10.1145\/1669112.1669118"},{"key":"880_CR3","doi-asserted-by":"crossref","unstructured":"Mielke, N., et al. (2008). Bit Error Rate in NAND Flash Memories. 46th Annual International Reliability Physics Symposium, IEEE CFP08RPS-CDR, Phoenix.","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"880_CR4","doi-asserted-by":"crossref","unstructured":"Desnoyers, P. (2010). Empirical evaluation of NAND Flash memory performance. Symposium on Operating Systems Principles. SIGOPS Operating Systems Review, 44(1), 50\u201354.","DOI":"10.1145\/1740390.1740402"},{"issue":"5","key":"880_CR5","doi-asserted-by":"crossref","first-page":"511","DOI":"10.1023\/A:1025117828910","volume":"19","author":"D Rossi","year":"2003","unstructured":"Rossi, D., & Metra, C. (2003). Error correcting strategy for high speed and high density reliable flash memories. Journal of Electronic Testing: Theory and Applications, 19(5), 511\u2013521.","journal-title":"Journal of Electronic Testing: Theory and Applications"},{"issue":"5","key":"880_CR6","doi-asserted-by":"crossref","first-page":"843","DOI":"10.1109\/TVLSI.2009.2015666","volume":"18","author":"H Choi","year":"2010","unstructured":"Choi, H., Liu, W., & Sung, W. (2010). VLSI implementation of BCH error correction for multilevel cell NAND Flash memory. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(5), 843\u2013847.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"880_CR7","doi-asserted-by":"crossref","unstructured":"Chen, T., Hsiao, Y., Hsing, Y., & Wu, C. (2009). An Adaptive-Rate Error Correction Scheme for NAND Flash Memory. 27th IEEE VLSI Test Symposium, pp. 53\u201358.","DOI":"10.1109\/VTS.2009.24"},{"issue":"10","key":"880_CR8","doi-asserted-by":"crossref","first-page":"1412","DOI":"10.1109\/TVLSI.2009.2024154","volume":"18","author":"S Li","year":"2010","unstructured":"Li, S., & Zhang, T. (2010). Improving multi-level NAND Flash memory storage reliability using concatenated BCH-TCM coding. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(10), 1412\u20131420.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"880_CR9","doi-asserted-by":"crossref","unstructured":"Maeda, Y., & Kaneko, H. (2009). Error Control Coding for Multilevel Cell Flash Memories Using Nonbinary Low-Density Parity-Check Codes. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 367\u2013375.","DOI":"10.1109\/DFT.2009.25"},{"key":"880_CR10","unstructured":"STMicroelectronics, ST72681, USB 2.0 high-speed Flash drive controller, http:\/\/www.st.com\/stonline\/books\/pdf\/docs\/11352.pdf"},{"key":"880_CR11","unstructured":"XceedIOPS SATA SSD, SMART\u2019s Storage Solutions. www.smartm.com\/files\/salesLiterature\/storage\/xceediops_SATA.pdf"},{"issue":"12","key":"880_CR12","doi-asserted-by":"crossref","first-page":"2302","DOI":"10.1109\/TVLSI.2011.2174389","volume":"20","author":"C Yang","year":"2012","unstructured":"Yang, C., Emre, Y., & Chakrabarti, C. (2012). Product code schemes for error correction in MLC NAND Flash memories. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(12), 2302\u20132314.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"880_CR13","unstructured":"Cai, Y., Haratsch, E. F., Mutlu, O., & Mai, K. (2012). Error patterns in MLC NAND Flash memory: measurement, characterization, and analysis. Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 521\u2013526."},{"key":"880_CR14","doi-asserted-by":"crossref","unstructured":"Cai Y., et al. (2012). Flash Correct-and-Refresh: Retention-Aware Error Management for Increased Flash Memory Lifetime. Computer Design (ICCD), 2012 I.E. 30th Internationl Conference.","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"880_CR15","doi-asserted-by":"crossref","unstructured":"Yang, C., Muckatira, D., Kulkarni, A., & Chakrabarti, C. (2013). Data storage time sensitive ECC schemes for MLC NAND Flash memories. International Conference on Acoustics, Speech and Signal Processing ICASSP, pp. 2513\u20132517.","DOI":"10.1109\/ICASSP.2013.6638108"},{"issue":"6","key":"880_CR16","doi-asserted-by":"crossref","first-page":"1946","DOI":"10.1109\/23.983155","volume":"48","author":"F Wrobel","year":"2001","unstructured":"Wrobel, F., et al. (2001). Simulation of nucleon-induced nuclear reactions in a simplified SRAM structure: scaling effects on SEU and MBU cross sections. IEEE Transactions on Nuclear Science, 48(6), 1946\u20131952.","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"880_CR17","doi-asserted-by":"crossref","first-page":"1135","DOI":"10.1063\/1.96448","volume":"48","author":"P Olivo","year":"1986","unstructured":"Olivo, P., Ricco, B., & Sangiorgi, E. (1986). High-field-induced voltage-dependent oxide charge. Applied Physics Letters, 48, 1135.","journal-title":"Applied Physics Letters"},{"key":"880_CR18","doi-asserted-by":"crossref","unstructured":"Cappelletti, P., Bez, R., Cantarelli, D., & Fratin, L. (1994) Failure mechanisms of flash cell in program\/erase cycling. In: Proc. Int. Electron Devices Meet., pp. 291\u2013294.","DOI":"10.1109\/IEDM.1994.383410"},{"issue":"6","key":"880_CR19","doi-asserted-by":"crossref","first-page":"1362","DOI":"10.1109\/JSSC.2007.897158","volume":"42","author":"H Kurata","year":"2007","unstructured":"Kurata, H., et al. (2007). Random telegraph signal in Flash memory: its impact on scaling of multilevel flash memory beyond the 90-nm node. IEEE Journal of Solid-State Circuits, 42(6), 1362\u20131369.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"3","key":"880_CR20","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1109\/TDMR.2004.836721","volume":"4","author":"N Mielke","year":"2004","unstructured":"Mielke, N., et al. (2004). Flash EEPROM threshold instabilities due to charge trapping during program\/erase cycling. IEEE Transactions on Device and Materials Reliability, 4(3), 335\u2013344.","journal-title":"IEEE Transactions on Device and Materials Reliability"},{"issue":"5","key":"880_CR21","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/55.998871","volume":"23","author":"JD Lee","year":"2002","unstructured":"Lee, J. D., Hur, S. H., & Choi, J. D. (2002). Effects of floating-gate interference on NAND flash memory cell operation. IEEE Electron Device Letters, 23(5), 264\u2013266.","journal-title":"IEEE Electron Device Letters"},{"key":"880_CR22","doi-asserted-by":"crossref","unstructured":"Tanakamaru, S., et al. (2011). 95%-Lower-BER 43%-Lower-Power Intelligent Solid-State Drive (SSD) with Asymmetric Coding and Stripe Pattern Elimination Algorithm. International Solid State Circuit Conference, ISSC, pp. 204\u2013206.","DOI":"10.1109\/ISSCC.2011.5746283"},{"issue":"10","key":"880_CR23","first-page":"2718","volume":"75","author":"G Dong","year":"2012","unstructured":"Dong, G., Li, S., & Zhang, T. (2012). Using data postcompensation and predistortion to tolerate cell-to-cell interference in MLC NAND Flash memory. IEEE Transactions on Circuits and Systems, 75(10), 2718\u20132728.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"880_CR24","unstructured":"Gray, J., & van Ingen, C. (2005). Empirical Measurements of Disk Failure Rates and Error Rates. Microsoft Research Technical Report MSR-TR-2005-166."},{"key":"880_CR25","unstructured":"IOzone.org, \u201cIOzone Filesystem Benchmark,\u201d http:\/\/iozone.org"},{"key":"880_CR26","unstructured":"Katcher, J. (1997). Postmark: a New File System Benchmark Technical Report."},{"key":"880_CR27","unstructured":"Nangate, Sunnyvale, California, 2008, \u201c45 nm open cell library\u201d, http:\/\/www.nangate.com\/"},{"key":"880_CR28","unstructured":"Synopsys Design Compiler: http:\/\/www.synopsys.com"},{"key":"880_CR29","doi-asserted-by":"crossref","unstructured":"Liu W., Rho, J., & Sung, W. (2006). Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories. IEEE Workshop on Signal Processing Systems Design and Implementation, pp. 303\u2013308.","DOI":"10.1109\/SIPS.2006.352599"},{"key":"880_CR30","unstructured":"Nobunaga, D., et al. (2008). A 50\u00a0nm 8\u00a0Gb NAND Flash Memory with 100\u00a0MB\/s Program Throughput and 200\u00a0MB\/s DDR Interface. International Solid State Circuit Conference, ISSC, Session 23, pp. 623\u2013625."},{"key":"880_CR31","unstructured":"Zhang, R., et al. (2009). A 172\u00a0mm2 32\u00a0GB MLC NAND Flash Memory in 34\u00a0nm COMS. International Solid State Circuit Conference, ISSC, Session 13, pp. 429\u2013431."},{"key":"880_CR32","unstructured":"Berwer. J., & Gill, M. (2008). Nonvolatile Memory Technologies with Emphasis on Flash. IEEE Press Series on Microelectronic System."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0880-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-014-0880-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0880-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T05:30:20Z","timestamp":1565242220000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-014-0880-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3,7]]},"references-count":32,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2014,9]]}},"alternative-id":["880"],"URL":"https:\/\/doi.org\/10.1007\/s11265-014-0880-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3,7]]}}}