{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:39:04Z","timestamp":1761323944689},"reference-count":47,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2014,5,31]],"date-time":"2014-05-31T00:00:00Z","timestamp":1401494400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1007\/s11265-014-0884-1","type":"journal-article","created":{"date-parts":[[2014,5,30]],"date-time":"2014-05-30T02:29:34Z","timestamp":1401416974000},"page":"61-76","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":33,"title":["Virtualized Execution and Management of Hardware Tasks on a Hybrid ARM-FPGA Platform"],"prefix":"10.1007","volume":"77","author":[{"given":"Abhishek Kumar","family":"Jain","sequence":"first","affiliation":[]},{"given":"Khoa Dang","family":"Pham","sequence":"additional","affiliation":[]},{"given":"Jin","family":"Cui","sequence":"additional","affiliation":[]},{"given":"Suhaib A.","family":"Fahmy","sequence":"additional","affiliation":[]},{"given":"Douglas L.","family":"Maskell","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,5,31]]},"reference":[{"key":"884_CR1","unstructured":"Codezero project overview. http:\/\/dev.b-labs.com\/ ."},{"key":"884_CR2","doi-asserted-by":"crossref","unstructured":"Adams, K. (2006). A comparison of software and hardware techniques for x86 virtualization. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems.","DOI":"10.1145\/1168857.1168860"},{"key":"884_CR3","doi-asserted-by":"crossref","unstructured":"Adler, M., Fleming, K.E., Parashar, A., Pellauer, M., Emer, J. (2011). Leap scratchpads: automatic memory and cache management for reconfigurable logic. In Proceedings of International Symposium on Field Programmable Gate Arrays (FPGA) (pp. 25\u201328).","DOI":"10.1145\/1950413.1950421"},{"key":"884_CR4","doi-asserted-by":"crossref","unstructured":"Brebner, G. (1996). A virtual hardware operating system for the Xilinx XC6200. In Proceedings of International Workshop on Field-Programmable Logic and Applications (FPL) (pp. 327\u2013336).","DOI":"10.1007\/3-540-61730-2_35"},{"issue":"4","key":"884_CR5","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/2.839323","volume":"33","author":"T Callahan","year":"2000","unstructured":"Callahan, T., Hauser, J., Wawrzynek, J. (2000). The Garp architecture and C compiler. Computer, 33(4), 62\u201369.","journal-title":"Computer"},{"key":"884_CR6","doi-asserted-by":"crossref","unstructured":"Chakraborty, S., Lukasiewycz, M., Buckl, C., Fahmy, S.A., Chang, N., Park, S., Kim, Y., Leteinturier, P., Adlkofer, H. (2012). Embedded systems and software challenges in electric vehicles. In Proceedings of the Design, Automation and Test in Europe Conference (DATE) (pp. 424\u2013429).","DOI":"10.1109\/DATE.2012.6176508"},{"key":"884_CR7","doi-asserted-by":"crossref","unstructured":"Cheah, H.Y., Fahmy, S.A., Maskell, D.L. (2012). iDEA: A DSP block based FPGA soft processor. In Proceedings of International Conference on Field Programmable Technology (FPT) (pp. 151\u2013158).","DOI":"10.1109\/FPT.2012.6412128"},{"key":"884_CR8","doi-asserted-by":"crossref","unstructured":"Chung, E.S., Hoe, J.C., Mai, K. (2011). CoRAM: an in-fabric memory architecture for FPGA-based computing. In Proceedings of International Symposium on Field Programmable Gate Arrays (FPGA) (pp. 97\u2013106).","DOI":"10.1145\/1950413.1950435"},{"issue":"2","key":"884_CR9","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1145\/508352.508353","volume":"34","author":"K Compton","year":"2002","unstructured":"Compton, K., & Hauck, S. (2002). Reconfigurable computing: a survey of systems and software. ACM Computing Survey, 34(2), 171\u2013210.","journal-title":"ACM Computing Survey"},{"key":"884_CR10","doi-asserted-by":"crossref","unstructured":"David, F.M., Carlyle, J.C., Campbell, R.H. (2007). Context switch overheads for Linux on ARM platforms. In Proceedings of Workshop on Experimental Computer Science (p. 3).","DOI":"10.1145\/1281700.1281703"},{"key":"884_CR11","doi-asserted-by":"crossref","unstructured":"DeHon, A. (1996). DPGA utilization and application. In Proceedings of International Symposium on Field Programmable Gate Arrays (FPGA) (pp. 115\u2013121).","DOI":"10.1109\/FPGA.1996.242438"},{"issue":"6","key":"884_CR12","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1016\/j.micpro.2006.02.009","volume":"30","author":"A DeHon","year":"2006","unstructured":"DeHon, A., Markovsky, Y., Caspi, E., Chu, M., Huang, R., Perissakis, S., Pozzi, L., Yeh, J., Wawrzynek, J. (2006). Stream computations organized for reconfigurable execution. Microprocessors and Microsystems, 30(6), 334\u2013354.","journal-title":"Microprocessors and Microsystems"},{"key":"884_CR13","doi-asserted-by":"crossref","unstructured":"Gohringer, D., Werner, S., Hubner, M., Becker, J. (2011). RAMPSoCVM: runtime support and hardware virtualization for a runtime adaptive MPSoC. In Proceedings of International Conference on Field Programmable Logic and Applications (FPL) (pp. 181\u2013184).","DOI":"10.1109\/FPL.2011.41"},{"issue":"6","key":"884_CR14","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1016\/j.sysarc.2012.03.002","volume":"58","author":"I Gonzalez","year":"2012","unstructured":"Gonzalez, I., & Lopez-Buedo, S. (2012). Virtualization of reconfigurable coprocessors in HPRC systems with multicore architecture. Journal of Systems Architecture, 58(6), 247\u2013256.","journal-title":"Journal of Systems Architecture"},{"key":"884_CR15","doi-asserted-by":"crossref","unstructured":"Heiser, G., & Leslie, B. (2010). The OKL4 microvisor: convergence point of microkernels and hypervisors. In Proceedings of ACM Asia Pacific Workshop on Systems (pp. 19\u201324).","DOI":"10.1145\/1851276.1851282"},{"issue":"1","key":"884_CR16","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1145\/1113361.1113363","volume":"40","author":"G Heiser","year":"2006","unstructured":"Heiser, G., Uhlig, V., LeVasseur, J. (2006). Are virtual-machine monitors microkernels done rightACM SIGOPS Operating Systems Review, 40(1), 95\u201399.","journal-title":"ACM SIGOPS Operating Systems Review"},{"key":"884_CR17","doi-asserted-by":"crossref","unstructured":"Hubner, M., Figuli, P., Girardey, R., Soudris, D., Siozios, K., Becker, J. (2011). A heterogeneous multicore system on chip with run-time reconfigurable virtual FPGA architecture. In IEEE International Symposium on Parallel and Distributed Processing Workshops (IPDPSW) (pp. 143\u2013149).","DOI":"10.1109\/IPDPS.2011.135"},{"key":"884_CR18","doi-asserted-by":"crossref","unstructured":"Hubner, M., Gohringer, D., Noguera, J., Becker, J. (2010). Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs. In Parallel and Distributed Processing Workshops (IPDPSW) (pp. 1\u20138).","DOI":"10.1109\/IPDPSW.2010.5470736"},{"key":"884_CR19","doi-asserted-by":"crossref","unstructured":"Jozwik, K., Tomiyama, H., Honda, S., Takada, H. (2010). A novel mechanism for effective hardware task preemption in dynamically reconfigurable systems. In Proceedings of International Conference on Field Programmable Logic and Applications (FPL) (pp. 352\u2013355).","DOI":"10.1109\/FPL.2010.76"},{"key":"884_CR20","unstructured":"Kaiser, R., & Wagner, S. (2007). Evolution of the PikeOS microkernel. In Proceedings of International Workshop on Microkernels for Embedded Systems (p. 50)."},{"key":"884_CR21","doi-asserted-by":"crossref","unstructured":"Kalte, H., & Porrmann, M. (2005). Context saving and restoring for multitasking in reconfigurable systems. In Proceedings of International Conference on Field Programmable Logic and Applications (FPL) (pp. 223\u2013228).","DOI":"10.1109\/FPL.2005.1515726"},{"key":"884_CR22","unstructured":"Kapre, N., Mehta, N., deLorimier, M., Rubin, R., Barnor, H., Wilson, M., Wrighton, M., DeHon, A. (2006). Packet switched vs. time multiplexed FPGA overlay networks. In IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM) (pp. 205\u2013216)."},{"key":"884_CR23","doi-asserted-by":"crossref","unstructured":"Kirchgessner, R., Stitt, G., George, A., Lam, H. (2012). VirtualRC: a virtual FPGA platform for applications and tools portability. In Proceedings of International Symposium on Field Programmable Gate Arrays (FPGA) (pp. 205\u2013208).","DOI":"10.1145\/2145694.2145728"},{"key":"884_CR24","doi-asserted-by":"crossref","unstructured":"Kosciuszkiewicz, K., Morgan, F., Kepa, K. (2007). Run-time management of reconfigurable hardware tasks using embedded linux. In Proceedings of International Conference on Field Programmable Technology (FPT) (pp. 209\u2013215).","DOI":"10.1109\/FPT.2007.4439251"},{"key":"884_CR25","doi-asserted-by":"crossref","unstructured":"Lavin, C., Padilla, M., Lamprecht, J., Lundrigan, P., Nelson, B., Hutchings, B. (2011). HMFlow: accelerating FPGA compilation with hard macros for rapid prototyping. In IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM).","DOI":"10.1109\/FCCM.2011.17"},{"issue":"1","key":"884_CR26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1155\/2012\/649057","volume":"2012","author":"Y Liang","year":"2012","unstructured":"Liang, Y., Rupnow, K., Li, Y., et al. (2012). High-level synthesis: productivity, performance, and software constraints. Journal of Electrical and Computer Engineering, 2012(1), 1\u201314.","journal-title":"Journal of Electrical and Computer Engineering"},{"key":"884_CR27","doi-asserted-by":"crossref","unstructured":"Liedtke, J. (1995). On micro-kernel construction. In Proceedings of the ACM Symposium on Operating Systems Principles (pp. 237\u2013250).","DOI":"10.1145\/224057.224075"},{"key":"884_CR28","doi-asserted-by":"crossref","unstructured":"L\u00fcbbers, E., & Platzner, M. (2009). ReconOS: multithreaded programming for reconfigurable computers. ACM Transactions on Embedded Computing Systems, 9(1), 8.","DOI":"10.1145\/1596532.1596540"},{"key":"884_CR29","doi-asserted-by":"crossref","unstructured":"Mishra, M., & Goldstein, S. (2007). Virtualization on the tartan reconfigurable architecture. In Proceedings of International Conference on Field Programmable Logic and Applications (FPL) (pp. 323\u2013330).","DOI":"10.1109\/FPL.2007.4380667"},{"key":"884_CR30","unstructured":"Pham, K.D., Jain, A., Cui, J., Fahmy, S., Maskell, D. (2013). Microkernel hypervisor for a hybrid ARM-FPGA platform. In International Conference on Application-Specific Systems, Architectures and Processors (ASAP) (pp. 219\u2013226)."},{"key":"884_CR31","doi-asserted-by":"crossref","unstructured":"Plessl, C., & Platzner, M. (2005). Zippy - a coarse-grained reconfigurable array with support for hardware virtualization. In IEEE International Conference on Application-Specific Systems, Architecture Processors (ASAP) (pp. 213\u2013218).","DOI":"10.1109\/ASAP.2005.69"},{"key":"884_CR32","doi-asserted-by":"crossref","unstructured":"Rupnow, K. (2009). Operating system management of reconfigurable hardware computing systems. In Proceedings of International Conference on Field-Programmable Technology (FPT) (pp. 477\u2013478).","DOI":"10.1109\/FPT.2009.5377626"},{"key":"884_CR33","doi-asserted-by":"crossref","unstructured":"Rupnow, K., Fu, W., Compton, K. (2009). Block, drop or roll(back): Alternative preemption methods for RH multi-tasking. In IEEE Symposium on Field Programmable Custom Computing Machines (pp. 63\u201370).","DOI":"10.1109\/FCCM.2009.30"},{"issue":"1","key":"884_CR34","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1109\/LES.2013.2243698","volume":"5","author":"S Shreejith","year":"2013","unstructured":"Shreejith, S., Fahmy, S.A., Lukasiewycz, M. (2013). Reconfigurable computing in next-generation automotive networks. IEEE Embedded Systems Letters, 5(1), 12\u201315.","journal-title":"IEEE Embedded Systems Letters"},{"key":"884_CR35","unstructured":"Shukla, S., Bergmann, N.W., Becker, J. (2006). QUKU: a coarse grained paradigm for FPGA. In Proceedings of Dagstuhl Seminar."},{"key":"884_CR36","doi-asserted-by":"crossref","unstructured":"So, H., Tkachenko, A., Brodersen, R. (2006). A unified hardware\/software runtime environment for FPGA-based reconfigurable computers using BORPH. In Hardware\/Software Codesign and System Synthesis (CODES+ISSS) (pp. 259\u2013264).","DOI":"10.1145\/1176254.1176316"},{"issue":"11","key":"884_CR37","doi-asserted-by":"crossref","first-page":"1393","DOI":"10.1109\/TC.2004.99","volume":"53","author":"C Steiger","year":"2004","unstructured":"Steiger, C., Walder, H., Platzner, M. (2004). Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks. IEEE Transactions on Computers, 53(11), 1393\u20131407.","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"884_CR38","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1109\/LES.2011.2167713","volume":"3","author":"G Stitt","year":"2011","unstructured":"Stitt, G., & Coole, J. (2011). Intermediate fabrics: Virtual architectures for near-instant FPGA compilation. IEEE Embedded Systems Letters, 3(3), 81\u201384.","journal-title":"IEEE Embedded Systems Letters"},{"key":"884_CR39","doi-asserted-by":"crossref","unstructured":"Thomas, D., Coutinho, J., Luk, W. (2009). Reconfigurable computing: Productivity and performance. In Asilomar Conference on Signals, Systems and Computers (pp. 685\u2013689).","DOI":"10.1109\/ACSSC.2009.5469934"},{"key":"884_CR40","doi-asserted-by":"crossref","unstructured":"Trimberger, S., Carberry, D., Johnson, A., Wong, J. (1997). A time-multiplexed FPGA. In IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM) (pp. 22\u201328).","DOI":"10.1109\/FPGA.1997.624601"},{"issue":"7","key":"884_CR41","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/MC.2008.240","volume":"41","author":"F Vahid","year":"2008","unstructured":"Vahid, F., Stitt, G., Lysecky, R. (2008). Warp processing: Dynamic translation of binaries to FPGA circuits. Computer, 41(7), 40\u201346.","journal-title":"Computer"},{"key":"884_CR42","doi-asserted-by":"crossref","unstructured":"Vipin, K., & Fahmy, S.A. (2012). Architecture-aware reconfiguration-centric floorplanning for partial reconfiguration. In Proceedings of International Symposium on Applied Reconfigurable Computing (ARC) (pp. 13\u201425).","DOI":"10.1007\/978-3-642-28365-9_2"},{"key":"884_CR43","doi-asserted-by":"crossref","unstructured":"Vipin, K., & Fahmy, S.A. (2012). A high speed open source controller for FPGA partial reconfiguration. In Proceedings of International Conference on Field Programmable Technology (FPT) (pp. 61\u201366).","DOI":"10.1109\/FPT.2012.6412113"},{"key":"884_CR44","doi-asserted-by":"crossref","unstructured":"Vipin, K., & Fahmy, S.A. (2013). Automated partitioning for partial reconfiguration design of adaptive systems. In Proceedings of IEEE International Symposium on Parallel and Distributed Processing Workshops (IPDPSW) \u2013 Reconfigurable Architectures Workshop (RAW).","DOI":"10.1109\/IPDPSW.2013.119"},{"key":"884_CR45","doi-asserted-by":"crossref","unstructured":"Vuletic, M., Righetti, L., Pozzi, L., Ienne, P. (2004). Operating system support for interface virtualisation of reconfigurable coprocessors. In Design, Automation and Test in Europe (DATE) (pp. 748\u2013749).","DOI":"10.1109\/DATE.2004.1268960"},{"key":"884_CR46","doi-asserted-by":"crossref","unstructured":"Wang, W., Bolic, M., Parri, J. (2013). pvFPGA: accessing an FPGA-based hardware accelerator in a paravirtualized environment. In Proceedings of International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS) (pp. 1\u20139).","DOI":"10.1109\/CODES-ISSS.2013.6658997"},{"key":"884_CR47","doi-asserted-by":"crossref","unstructured":"Ye, Z., Moshovos, A., Hauck, S., Banerjee, P. (2000). CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit. In Proceedings of International Symposium on Computer Architecture (ISCA) (pp. 225\u2013235).","DOI":"10.1145\/342001.339687"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0884-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-014-0884-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0884-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,11]],"date-time":"2019-08-11T00:08:36Z","timestamp":1565482116000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-014-0884-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5,31]]},"references-count":47,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2014,10]]}},"alternative-id":["884"],"URL":"https:\/\/doi.org\/10.1007\/s11265-014-0884-1","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,5,31]]}}}