{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:40:21Z","timestamp":1758894021973},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2014,4,13]],"date-time":"2014-04-13T00:00:00Z","timestamp":1397347200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1007\/s11265-014-0888-x","type":"journal-article","created":{"date-parts":[[2014,4,11]],"date-time":"2014-04-11T22:31:22Z","timestamp":1397255482000},"page":"99-104","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Clock Skew Minimization in Multiple Dynamic Supply Voltage with Adjustable Delay Buffers Restriction"],"prefix":"10.1007","volume":"79","author":[{"given":"Chi-Chou","family":"Kao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,4,13]]},"reference":[{"key":"888_CR1","unstructured":"Boese, K. D., & Kahng, A. B. (1992). Zero-skew clock routing trees with minimum wire length. In Proc. 5th IEEE Int. Conf. ASIC (pp. 17\u201321)."},{"issue":"11","key":"888_CR2","doi-asserted-by":"crossref","first-page":"799","DOI":"10.1109\/82.204128","volume":"39","author":"TH Chao","year":"1992","unstructured":"Chao, T. H., Hsu, Y. C., Ho, J. M., Boese, K. D., & Kahng, A. B. (1992). Zero skew clock net routing. IEEE Transactions on Circuits and Systems II, 39(11), 799\u2013814.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"888_CR3","unstructured":"Pullela, S., Menezes, N., & Pillage, L. T. (1993). Reliable non-zero skew clock tree using wire width optimization. In Proc. Design Automat. Conf (pp. 165\u2013170)."},{"issue":"4","key":"888_CR4","doi-asserted-by":"crossref","first-page":"565","DOI":"10.1109\/TCAD.2004.825875","volume":"23","author":"J-L Tsai","year":"2004","unstructured":"Tsai, J.-L., Chen, T.-H., & Chen, C. C.-P. (2004). Zero skew clock tree optimization with buffer insertion\/sizing and wire sizing. IEEE Transactions on CAD, 23(4), 565\u2013572.","journal-title":"IEEE Transactions on CAD"},{"issue":"5","key":"888_CR5","doi-asserted-by":"crossref","first-page":"773","DOI":"10.1109\/TCAD.2005.846362","volume":"24","author":"K Wang","year":"2005","unstructured":"Wang, K., Ran, Y., Jiang, H., & Marek-Sadowska, M. (2005). General skew constrained clock network sizing based on sequential linear programming. IEEE Transactions on Computer-Aided Design Integrated Circuits and Systems, 24(5), 773\u2013782.","journal-title":"IEEE Transactions on Computer-Aided Design Integrated Circuits and Systems"},{"key":"888_CR6","doi-asserted-by":"crossref","unstructured":"Zhu, Q., Dai, W. W.-M., & Xi, J. G. (1993). Optimal sizing of high speed clock networks based on distributed RC and transmission line models. In Proc. Intl. Conf. Comput.-Aided Design (pp. 628\u2013633).","DOI":"10.1109\/ICCAD.1993.580151"},{"issue":"9","key":"888_CR7","doi-asserted-by":"crossref","first-page":"1106","DOI":"10.1109\/43.536716","volume":"15","author":"Q Zhu","year":"1996","unstructured":"Zhu, Q., Dai, W. W.-M., & Xi, J. G. (1996). High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models. IEEE Transactions on Computer-Aided Design, 15(9), 1106\u20131118.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"888_CR8","doi-asserted-by":"crossref","unstructured":"Cong, J., Pan, Z., He, L., Koh, C.-K., & Khoo, K.-Y. (1997). Interconnect design for deep submicron ICs. In Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (pp. 478\u2013485).","DOI":"10.1109\/ICCAD.1997.643579"},{"key":"888_CR9","doi-asserted-by":"crossref","unstructured":"Liu, I.-M., Chou, T.-L., Aziz, A., & Wong, D. F. (2000). Zero-skew clock tree construction by simultaneous routing, wire sizing, and buffer insertion. In Proc. Int. Symp. Phys. Design (pp. 33\u201338).","DOI":"10.1145\/332357.332370"},{"key":"888_CR10","doi-asserted-by":"crossref","unstructured":"Cong, J., Koh, C., & Leung, K. (1996). Simultaneous buffer and wire sizing for performance and power optimization. In Proc. of Int. Symposium on Low Power Electron. Design (pp. 271\u2013276).","DOI":"10.1109\/LPE.1996.547521"},{"key":"888_CR11","doi-asserted-by":"crossref","first-page":"1647","DOI":"10.1109\/4.962284","volume":"36","author":"NA Kurd","year":"2001","unstructured":"Kurd, N. A., Barkatullah, J. S., Dizon, R. O., Fletcher, T. D., & Madland, P. D. (2001). A multigigahertz clocking scheme for Pentium 4Microprocessor. IEEE Journal of Solid-State Circuits, 36, 1647\u20131653.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"888_CR12","doi-asserted-by":"crossref","unstructured":"Mahoney, P., Fetzer, E., Doyle, B., & Naffziger, S. (2005). Clock distribution on a dual-core multi-threaded Itanium-family processor. In Proc. Dig. Tech. Papers Int. Solid-State Circuits Conf (pp. 292\u2013293).","DOI":"10.1109\/ISSCC.2005.1493984"},{"issue":"11","key":"888_CR13","doi-asserted-by":"crossref","first-page":"1545","DOI":"10.1109\/4.881198","volume":"35","author":"S Tam","year":"2000","unstructured":"Tam, S., Rusu, S., Desai, U. N., Kim, R., Zhang, J., & Young, I. (2000). Clock generation and distribution for the first IA-64 microprocessor. IEEE Journal of Solid-State Circuits, 35(11), 1545\u20131552.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"888_CR14","doi-asserted-by":"crossref","unstructured":"Takahashi, E., Kasai, Y., Murakawa, M., & Higuchi, T. (2003). A post-silicon clock timing adjustment using genetic algorithms. In Proc. Dig. Tech. Papers Symp. VLSI Circuits (pp. 13\u201316).","DOI":"10.1109\/VLSIC.2003.1221149"},{"key":"888_CR15","unstructured":"Tsai, J.-L., Zhang, L., & Chen, C. (2005). Statistical timing analysis driven post-silicon-tunable clock-tree synthesis. In Proc. Int. Conf. Comput.-Aided Design (pp. 575\u2013581)."},{"key":"888_CR16","unstructured":"Tsai, J.-L., Baik, D., Chen, C. C.-P., & Saluja, K. K. (2004). A yield improvement methodology using pre and post-silicon statistical clock scheduling. In Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (pp. 611\u2013618)."},{"key":"888_CR17","unstructured":"Hu, S., & Hu, J. (2007). Unified adaptivity optimization of clock and logic signals. In Proc. IEEE\/ACM Int. Conf. Comput.-Aided Design (pp. 5\u20138)."},{"key":"888_CR18","doi-asserted-by":"crossref","unstructured":"Khandelwal, V., & Srivastava, A. (2007). Variability-driven formulation for simultaneous gate sizing and post-silicon tunability allocation. In Proc. Int. Symp. Phys. Design (pp. 11\u201318).","DOI":"10.1145\/1231996.1232002"},{"issue":"12","key":"888_CR19","doi-asserted-by":"crossref","first-page":"1921","DOI":"10.1109\/TCAD.2010.2061654","volume":"29","author":"YS Su","year":"2010","unstructured":"Su, Y. S., Hon, W. K., Yang, C. C., Chang, S. C., & Chang, Y. J. (2010). Clock skew minimization in multi-voltage mode designs using adjustable delay buffers. IEEE Transactions on Computer-Aided Design, 29(12), 1921\u20131930.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"888_CR20","unstructured":"Hu, S., & Hu, J. (2007). Unified adaptivity optimization of clock and logic signals. In Proc. of the IEEE\/ACM international conference on Computer-aided Design."},{"key":"888_CR21","doi-asserted-by":"crossref","unstructured":"Khandelwal, V., & Srivastava, A. (2007). Variability-Driven formulation for simultaneous gate sizing and post-silicon tunability allocation. In Proc. of Int. Symposium on Physical Design (pp. 11\u201318).","DOI":"10.1145\/1231996.1232002"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0888-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-014-0888-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0888-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,9]],"date-time":"2019-08-09T08:48:38Z","timestamp":1565340518000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-014-0888-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4,13]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,4]]}},"alternative-id":["888"],"URL":"https:\/\/doi.org\/10.1007\/s11265-014-0888-x","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4,13]]}}}