{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:41Z","timestamp":1763468201684,"version":"3.37.3"},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2014,6,6]],"date-time":"2014-06-06T00:00:00Z","timestamp":1402012800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1007\/s11265-014-0902-3","type":"journal-article","created":{"date-parts":[[2014,6,4]],"date-time":"2014-06-04T20:56:35Z","timestamp":1401915395000},"page":"95-115","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Hardware Acceleration of Red-Black Tree Management and Application to Just-In-Time Compilation"],"prefix":"10.1007","volume":"77","author":[{"given":"Alexandre","family":"Carbon","sequence":"first","affiliation":[]},{"given":"Yves","family":"Lhuillier","sequence":"additional","affiliation":[]},{"given":"Henri-Pierre","family":"Charles","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,6,6]]},"reference":[{"key":"902_CR1","unstructured":"Apple Inc (Original authors) and Khronos Group (Developpers) OpenCL (Open Computing Language), [Online, March 2014]. http:\/\/www.khronos.org\/opencl\/ ."},{"key":"902_CR2","unstructured":"ARM (2014). Cortex-A5 Processor. http:\/\/www.arm.com\/products\/processors\/cortex-a\/cortex-a5.php. ."},{"key":"902_CR3","unstructured":"ARM Limited Steele S., Java Program Manager. White paper: Accelerating to meet the challenge of embedded java, november 2001."},{"key":"902_CR4","unstructured":"Asanovic, K., Bodik, R., Catanzaro, B.C., Gebis, J.J., Husbands, P., Keutzer, K., Patterson, D.A., Plishker, W.L., Shalf, J., Williams, S.W., Yelick, K.A. (2006). The landscape of parallel computing research: A view from berkeley. Tech. Rep. UCB\/EECS-2006-183, EECS Department, University of California, Berkeley."},{"key":"902_CR5","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1145\/857076.857077","volume":"35","author":"J Aycock","year":"2003","unstructured":"Aycock, J. (2003). A brief history of just-in-time. ACM Computing Surveys, 35, 97\u2013113.","journal-title":"ACM Computing Surveys"},{"key":"902_CR6","unstructured":"Baiocchi, J., Childers, B.R., Davidson, J.W., Hiser, J.D., Misurda, J. (2007). Fragment cache management for dynamic binary translators in embedded systems with scratchpad. In: Proceedings of the 2007 international conference on compilers, architecture, and synthesis for embedded systems, CASES \u201907, pp 75-84, New York, ACM."},{"key":"902_CR7","doi-asserted-by":"crossref","first-page":"290","DOI":"10.1007\/BF00289509","volume":"1","author":"R Bayer","year":"1972","unstructured":"Bayer, R. (1972). Symmetric binary b-trees: Data structure and maintenance algorithms. Informatica Acta, 1, 290\u2013306.","journal-title":"Informatica Acta"},{"key":"902_CR8","doi-asserted-by":"crossref","unstructured":"Berger, E.D., Zorn, B.G., McKinley, K.S. (2002). Reconsidering custom memory allocation. In Proceedings of the 17th ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications, OOPSLA \u201902, pp. 1\u201312, New York, ACM.","DOI":"10.1145\/582419.582421"},{"issue":"5","key":"902_CR9","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1145\/1941487.1941507","volume":"54","author":"S Borkar","year":"2011","unstructured":"Borkar, S., & Chien, A.A. (2011). The future of microprocessors. Commun ACM, 54(5), 67\u201377.","journal-title":"Commun ACM"},{"issue":"4","key":"902_CR10","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/1374752.1374754","volume":"43","author":"S Campanoni","year":"2008","unstructured":"Campanoni, S., Agosta, G., Reghizzi, S.C. (2008). A parallel dynamic compiler for cil bytecode. SIGPLAN Not, 43(4), 11\u201320. doi: http:\/\/dx.doi.org\/10.1145\/1374752.1374754 .","journal-title":"SIGPLAN Not"},{"key":"902_CR11","unstructured":"Cao, T., Blackburn, S.M., Gao, T., McKinley, K.S. (2012). The yin and yang of power and performance for asymmetric hardware and managed software. In: Proceedings of the 39th Annual International Symposium on Computer Architecture, ISCA \u201912, pp 225-236 Washington, DC, USA, IEEE Computer Society."},{"key":"902_CR12","doi-asserted-by":"crossref","unstructured":"Carbon, A., Lhuillier, Y., Charles, H.P. (2013). Hardware acceleration for just-in-time compilation on heterogeneous embedded systems. In: Application-Specific Systems, Architectures and Processors (ASAP), 2013 IEEE 24th International Conference on, pp 203-210.","DOI":"10.1109\/ASAP.2013.6567576"},{"key":"902_CR13","doi-asserted-by":"crossref","unstructured":"Carbon, A., Lhuillier, Y., Charles, H.-P. (2013). Code specialization for red-black tree man- agement algorithms. In Proceedings of the 3rd international workshop on adaptive self-tuning computing systems, ADAPT \u201913, page To appear, New York, ACM.","DOI":"10.1145\/2484904.2484910"},{"key":"902_CR14","unstructured":"CEA LIST. Unisim virtual platforms. http:\/\/unisim-vp.org\/site\/index.html. [On- line, March 2014]."},{"key":"902_CR15","unstructured":"Chang, M., Smith, E., Reitmaier, R., Bebenita, M., Gal, A., Wimmer, C., Eich, B., Franz, M. (2009). Tracing for web 3.0: trace compilation for the next generation web applications. In: Proceedings of the ACM SIGPLAN\/SIGOPS international conference on Virtual execution environments, VEE \u201909, pp 71-80 New York, ACM."},{"key":"902_CR16","unstructured":"Charles, H.-P., & Sajjad, K. (2009). HPBCG High Performance Binary Code Generator. [Online, March 2014]. http:\/\/code.google.com\/p\/hpbcg\/ ."},{"key":"902_CR17","doi-asserted-by":"crossref","unstructured":"Chen, G., Kandemir, M., Vijaykrishnan, N., Irwin, M.J. (2003). Energy-aware code cache management for memory-constrained java devices. In SOC Conference, 2003. Proceedings. IEEE International [Systems-on-Chip], 179\u2013182.","DOI":"10.1109\/SOC.2003.1241488"},{"key":"902_CR18","doi-asserted-by":"crossref","unstructured":"Cohen, A., & Rohou, E. (2010). Processor virtualization and split compilation for hetero- geneous multicore embedded systems. In Proceedings of the 47th Design Automation Conference, DAC \u201910, pages 102-107, New York, ACM.","DOI":"10.1145\/1837274.1837303"},{"key":"902_CR19","unstructured":"Gal, A., Probst, C.W., Franz, M. (2006). Hotpathvm: an effective jit compiler for resource-constrained devices. In: Proceedings of the 2nd international conference on virtual execution environments, VEE \u201906, pp 144-153, New York, NY, USA, ACM."},{"key":"902_CR20","first-page":"8","volume":"0","author":"LJ Guibas","year":"1978","unstructured":"Guibas, L.J., & Sedgewick, R. (1978). A dichromatic framework for balanced trees. IEEE Annual Symposium on Foundations of Computer Science, 0, 8\u201321.","journal-title":"IEEE Annual Symposium on Foundations of Computer Science"},{"key":"902_CR21","doi-asserted-by":"crossref","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B. (2001). MiBench: A free, commercially representative embedded benchmark suite. In Pro- ceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, WWC \u201901, Washington. IEEE Computer Society, 3\u201314.","DOI":"10.1109\/WWC.2001.990739"},{"key":"902_CR22","unstructured":"Heiser, G. (2008). The role of virtualization in embedded systems. In: Proceedings of the 1st workshop on Isolation and integration in embedded systems, IIES \u201908, pp 11-16, New York, NY, USA, ACM."},{"key":"902_CR23","doi-asserted-by":"crossref","unstructured":"Kulkarni, P.A., & Fuller, J. (2011). Jit compilation policy on single-core and multi-core ma- chines. In Proceedings of the 2011 15th workshop on interaction between compilers and computer architectures, INTERACT \u201911, Washington. IEEE Computer Society, 54\u201362.","DOI":"10.1109\/INTERACT.2011.9"},{"key":"902_CR24","unstructured":"Kumar, R., Farkas, K.I., Jouppi, N.P., Ranganathan, P., Tullsen, D.M. (2003). Single-isa heterogeneous multi-core architectures: The potential for processor power reduction. In: Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 36, pp 81, Washington, IEEE Computer Society."},{"key":"902_CR25","unstructured":"Lattner, C., & Adve. V. (2004). LLVM: A compilation framework for lifelong program analysis & transformation. In Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, CGO \u201904, pp. 75, Washington, IEEE Computer Society."},{"key":"902_CR26","unstructured":"Lea, D. (2000). A memory allocator. http:\/\/g.oswego.edu\/dl\/html\/malloc.html ."},{"key":"902_CR27","doi-asserted-by":"crossref","unstructured":"Moore, R.W., Baiocchi, J.A., Childers, B.R., Davidson, J.W., Hiser, J.D. (2009). Addressing the challenges of dbt for the arm architecture. In Proceedings of the 2009 ACM SIGPLAN\/SIGBED conference on languages, compilers, and tools for embedded sys- tems, LCTES \u201909, pp. 147\u2013156, New York,ACM.","DOI":"10.1145\/1542452.1542472"},{"key":"902_CR28","doi-asserted-by":"crossref","unstructured":"Nethercote, N., & Seward, J. (2007). Valgrind: a framework for heavyweight dynamic binary instrumentation. In Proceedings of the 2007 ACM SIGPLAN conference on Program- ming language design and implementation, PLDI \u201907, pp. 89\u2013100, New York, NY, USA, ACM.","DOI":"10.1145\/1250734.1250746"},{"key":"902_CR29","doi-asserted-by":"crossref","unstructured":"Nuzman, D., Dyshel, S., Rohou, E., Rosen, I., Williams, K., Yuste, D., Cohen, A., Zaks, A. (2011). Vapor simd: Auto-vectorize once, run everywhere. In Proceedings of the 9th Annual IEEE\/ACM international symposium on code generation and optimization, CGO \u201911, pp 151\u2013160, Washington, DC, USA, IEEE Computer Society.","DOI":"10.1109\/CGO.2011.5764683"},{"key":"902_CR30","unstructured":"Pty Ltd Southern Storm Software (2014). Dotgnu project."},{"key":"902_CR31","unstructured":"Radhakrishnan, R., John, L.K., Rubio, J., Vijaykrishnan, N. (1999). Execution characteristics of just-in-time compilers."},{"key":"902_CR32","doi-asserted-by":"crossref","unstructured":"Rigo, A. (2004). Representation-based just-in-time specialization and the psyco prototype for python. In Proceedings of the 2004 ACM SIGPLAN symposium on Partial evaluation and semantics-based program manipulation, PEPM \u201904, pages 15-26, New York, ACM.","DOI":"10.1145\/1014007.1014010"},{"issue":"1-2","key":"902_CR33","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1016\/j.sysarc.2007.06.001","volume":"54","author":"M Schoeberl","year":"2008","unstructured":"Schoeberl, M. (2008). A java processor architecture for embedded real-time systems. J Syst Archit, 54(1-2), 265\u2013286.","journal-title":"J Syst Archit"},{"key":"902_CR34","unstructured":"Shaylor, N. (2002). A just-in-time compiler for memory-constrained low-power devices. In: Proceedings of the 2nd Java Virtual Machine Research and Technology Symposium, USENIX Association, Berkeley, (pp. 119\u2013126). USA: CA."},{"issue":"3","key":"902_CR35","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1145\/1508284.1508274","volume":"44","author":"MA Suleman","year":"2009","unstructured":"Suleman, M.A., Mutlu, O., Qureshi, M.K., Patt, Y.N. (2009). Accelerating critical section execution with asymmetric multi-core architectures. SIGPLAN Not, 44(3), 253\u2013 264.","journal-title":"SIGPLAN Not"},{"key":"902_CR36","unstructured":"Van Vleck, T. (2014). The IBM 360\/67 and CP\/CMS. URL http:\/\/www.multicians.org\/thvv\/360-67.html ."},{"key":"902_CR37","unstructured":"Xamarin (2014). The Mono Project. http:\/\/www.mono-project.com ."},{"key":"902_CR38","unstructured":"Yang, B.S., Moon, S.-M., Park, S., Lee, J., Lee, S., Park, J., Chung, Y.C., Kim, S., Ebcioglu, K., Altman, E. (1999). Latte: A java vm just-in-time compiler with fast and efficient register allocation. In: Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques, PACT \u201999, pp 128 Washington, DC, USA, IEEE Computer Society."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0902-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-014-0902-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0902-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,11]],"date-time":"2019-08-11T04:19:41Z","timestamp":1565497181000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-014-0902-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6,6]]},"references-count":38,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2014,10]]}},"alternative-id":["902"],"URL":"https:\/\/doi.org\/10.1007\/s11265-014-0902-3","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2014,6,6]]}}}