{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,30]],"date-time":"2023-08-30T10:25:00Z","timestamp":1693391100616},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2014,7,11]],"date-time":"2014-07-11T00:00:00Z","timestamp":1405036800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1007\/s11265-014-0905-0","type":"journal-article","created":{"date-parts":[[2014,7,9]],"date-time":"2014-07-09T20:23:36Z","timestamp":1404937416000},"page":"31-59","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":18,"title":["Symbolic Mapping of Loop Programs onto Processor Arrays"],"prefix":"10.1007","volume":"77","author":[{"given":"J\u00fcrgen","family":"Teich","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandru","family":"Tanase","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Hannig","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,7,11]]},"reference":[{"key":"905_CR1","unstructured":"Baskaran, M.M., Ramanujam, J., Sadayappan, P. (2010). Automatic C-to-CUDA code generation for affine programs. In Proceedings of the 19th joint European conference on theory and practice of software, international conference on compiler construction (pp. 244\u2013263). Paphos, Cyprus: Springer."},{"issue":"6","key":"905_CR2","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1145\/1379022.1375595","volume":"43","author":"U Bondhugula","year":"2008","unstructured":"Bondhugula, U., Hartono, A., Ramanujam, J., Sadayappan, P. (2008). A practical automatic polyhedral parallelizer and locality optimizer. ACM SIGPLAN Notices, 43(6), 101\u2013113.","journal-title":"ACM SIGPLAN Notices"},{"key":"905_CR3","doi-asserted-by":"crossref","unstructured":"Boppu, S., Hannig, F., Teich, J. (2013). Loop program mapping and compact code generation for programmable hardware accelerators. In Proceedings of the 24th IEEE international conference on application-specific systems, architectures and processors (ASAP) (pp. 10\u201317). IEEE.","DOI":"10.1109\/ASAP.2013.6567544"},{"key":"905_CR4","doi-asserted-by":"crossref","unstructured":"Boppu, S., Hannig, F., Teich, J., Perez-Andrade, R. (2011). Towards symbolic run-time reconfiguration in tightly-coupled processor arrays. In ReConFig (pp. 392\u2013397).","DOI":"10.1109\/ReConFig.2011.91"},{"key":"905_CR5","doi-asserted-by":"crossref","unstructured":"Darte, A., Khachiyan, L., Robert, Y. (1992). Linear scheduling is close to optimality. In Proceedings of the international conference on application specific array processors (ASAP) (pp. 37\u201346). Berkeley, CA, USA. doi: 10.1109\/ASAP.1992.218583 .","DOI":"10.1109\/ASAP.1992.218583"},{"issue":"1","key":"905_CR6","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1006\/jpdc.1995.1105","volume":"29","author":"A Darte","year":"1995","unstructured":"Darte, A., & Robert, Y. (1995). Affine-by-statement scheduling of uniform and affine loop nests over parametric domains. Journal of Parallel and Distributed Computing, 29(1), 43\u201359.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"905_CR7","unstructured":"Darte, A., Schreiber, R., Rau, B.R., Vivien, F. (2000). A constructive solution to the juggling problem in systolic array synthesis. In Proceedings of the international parallel and distributed processing symposium (IPDPS) (pp. 815\u2013821)."},{"key":"905_CR8","unstructured":"Di, P., & Xue, J. (2011). Model-driven tile size selection for doacross loops on gpus. In Proceedings of the 17th international conference on parallel processing - Volume Part II, Euro-Par (pp. 401\u2013412). Berlin, Heidelberg: Springer-Verlag."},{"key":"905_CR9","unstructured":"Di, P., Ye, D., Su, Y., Sui, Y., Xue, J. (2012). Automatic parallelization of tiled loop nests with enhanced fine-grained parallelism on GPUs. In Proceedings of the 41st international conference on parallel processing (ICPP) (pp. 350\u2013359). Pittsburgh: IEEE Computer Society."},{"key":"905_CR10","unstructured":"Hannig, F. (2009). Scheduling techniques for high-throughput loop accelerators. Dissertation, University of Erlangen-Nuremberg, Germany. Verlag Dr. Hut, Munich, Germany."},{"issue":"1\/2","key":"905_CR11","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1504\/IJES.2006.010170","volume":"2","author":"F Hannig","year":"2006","unstructured":"Hannig, F., Dutta, H., Teich, J. (2006). Mapping a class of dependence algorithms to coarse-grained reconfigurable arrays: Architectural parameters and methodology. International Journal of Embedded Systems, 2(1\/2), 114\u2013127. doi: 10.1504\/IJES.2006.010170 .","journal-title":"International Journal of Embedded Systems"},{"issue":"4s","key":"905_CR12","doi-asserted-by":"crossref","first-page":"133:1","DOI":"10.1145\/2584660","volume":"13","author":"F Hannig","year":"2014","unstructured":"Hannig, F., Lari, V., Boppu, S., Tanase, A., Reiche, O. (2014). Invasive tightly-coupled processor arrays: A domain-specific architecture\/compiler co-design approach. ACM Transactions on Embedded Computing Systems (TECS), 13(4s), 133:1\u2013133:29. doi: 10.1145\/2584660 .","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"905_CR13","doi-asserted-by":"crossref","unstructured":"Hannig, F., Roloff, S., Snelting, G., Teich, J., Zwinkau, A. (2011). Resource-aware programming and simulation of MPSoC architectures through extension of X10. In Proceedings of the 14th international workshop on software and compilers for embedded systems (SCOPES) (pp. 48\u201355). ACM Press. doi: 10.1145\/1988932.1988941 .","DOI":"10.1145\/1988932.1988941"},{"key":"905_CR14","doi-asserted-by":"crossref","unstructured":"Hannig, F., Ruckdeschel, H., Dutta, H., Teich, J. (2008). PARO: Synthesis of hardware accelerators for multi-dimensional dataflow-intensive applications. In Proceedings of the Fourth international workshop on applied reconfigurable computing (ARC), Lecture Notes in Computer Science (LNCS) (vol. 4943, pp. 287\u2013293). Springer.","DOI":"10.1007\/978-3-540-78610-8_30"},{"key":"905_CR15","doi-asserted-by":"crossref","unstructured":"Hannig, F., Schmid, M., Lari, V., Boppu, S., Teich, J. (2013). System integration of tightly-coupled processor arrays using reconfigurable buffer structures. In Proceedings of the ACM international conference on computing frontiers (CF) (pp. 2:1\u20132:4). ACM. doi: 10.1145\/2482767.2482770 .","DOI":"10.1145\/2482767.2482770"},{"key":"905_CR16","unstructured":"Hartono, A., Baskaran, M., Ramanujam, J., Sadayappan, P. (2010). DynTile: Parametric tiled loop generation for parallel execution on multicore processors. In Proceedings of the international parallel and distributed processing symposium (IPDPS) (pp. 1\u201312). Atlanta: IEEE."},{"key":"905_CR17","unstructured":"Hartono, A., Baskaran, M.M., Bastoul, C., Cohen, A., Krishnamoorthy, S., Norris, B., Ramanujam, J., Sadayappan, P. (2009). Parametric multi-level tiling of imperfectly nested loops. In Proceedings of the 23rd international conference on supercomputing (ICS) (pp. 147\u2013157). Yorktown Heights: ACM."},{"key":"905_CR18","unstructured":"Henkel, J., Narayanan, V., Parameswaran, S., Teich, J. (2013). Run-time adaptation for highly-complex multi-core systems. In Proceedings of the IEEE international conference on hardware\/software codesign and system synthesis (CODES+ISSS)."},{"key":"905_CR19","doi-asserted-by":"crossref","unstructured":"H\u00f6gstedt, K., Carter, L., Ferrante, J. (1999). Selecting tile shape for minimal execution time. In Proceedings of the 11th annual ACM symposium on parallel algorithms and architectures (pp. 201\u2013211. Saint Malo, France.","DOI":"10.1145\/305619.305641"},{"key":"905_CR20","unstructured":"Irigoin, F., & Triolet, R. (1988). Supernode partitioning. In Proceedings of the 15th ACM SIGPLAN-SIGACT symposium on principles of programming languages (POPL) (pp. 319\u2013329). San Diego: ACM."},{"issue":"2","key":"905_CR21","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/LES.2011.2124438","volume":"3","author":"D Kissler","year":"2011","unstructured":"Kissler, D., Gran, D., Salcic, Z., Hannig, F., Teich, J. (2011). Scalable many-domain power gating in coarse-grained reconfigurable processor arrays. IEEE Embedded Systems Letters, 3(2), 58\u201361.","journal-title":"IEEE Embedded Systems Letters"},{"key":"905_CR22","unstructured":"Kissler, D., Hannig, F., Kupriyanov, A., Teich, J. (2006). A highly parameterizable parallel processor array architecture. In Proceedings of the IEEE International Conference on Field Programmable Technology (FPT) (pp. 105\u2013112). Bangkok: IEEE."},{"issue":"2","key":"905_CR23","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1145\/360827.360844","volume":"17","author":"L Lamport","year":"1974","unstructured":"Lamport, L. (1974). The parallel execution of DO loops. Communications of the ACM, 17(2), 83\u201393. doi: 10.1145\/360827.360844 .","journal-title":"Communications of the ACM"},{"key":"905_CR24","doi-asserted-by":"crossref","unstructured":"Lari, V., Hannig, F., Teich, J. (2011). Distributed resource reservation in massively parallel processor arrays. In Proceedings of the international parallel and distributed processing symposium workshops (IPDPSW) (pp. 313\u2013316). IEEE Computer Society. doi: 10.1109\/IPDPS.2011.157 .","DOI":"10.1109\/IPDPS.2011.157"},{"issue":"1","key":"905_CR25","doi-asserted-by":"crossref","first-page":"2:1","DOI":"10.1145\/2390191.2390193","volume":"18","author":"V Lari","year":"2012","unstructured":"Lari, V., Muddasani, S., Boppu, S., Hannig, F., Schmid, M., Teich, J. (2012). Hierarchical power management for adaptive tightly-coupled processor arrays. ACM Transactions on Design Automation of Electronic Systems (TODAES), 18(1), 2:1\u20132:25. doi: 10.1145\/2390191.2390193 .","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"},{"key":"905_CR26","doi-asserted-by":"crossref","unstructured":"Lari, V., Narovlyanskyy, A., Hannig, F., Teich, J. (2011). Decentralized dynamic resource management support for massively parallel processor arrays. In Proceedings of the 22nd IEEE International Conference on Application-specific Systems, Architectures, and Processors (ASAP) (pp. 87\u201394). IEEE Computer Society. doi: 10.1109\/ASAP.2011.6043240 .","DOI":"10.1109\/ASAP.2011.6043240"},{"issue":"6","key":"905_CR27","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/MSP.2009.934117","volume":"26","author":"M Mehrara","year":"2009","unstructured":"Mehrara, M., Jablin, T., Upton, D., August, D., Hazelwood, K., Mahlke, S. (2009). Compilation strategies and challenges for multicore signal processing. IEEE Signal Processing Magazine, 26(6), 55\u201363.","journal-title":"IEEE Signal Processing Magazine"},{"issue":"8","key":"905_CR28","first-page":"114","volume":"38","author":"G Moore","year":"1965","unstructured":"Moore, G. (1965). Cramming more components onto integrated circuits. Electronics, 38(8), 114\u2013117.","journal-title":"Electronics"},{"key":"905_CR29","unstructured":"Muchnick, S. (1997). Advanced compiler design and implementation. Morgan Kaufmann."},{"issue":"3","key":"905_CR30","first-page":"224","volume":"78-D","author":"IP Radivojevic","year":"1995","unstructured":"Radivojevic, I.P., & Brewer, F. (1995). Symbolic scheduling techniques. IEICE Transactions, 78-D(3), 224\u2013230.","journal-title":"IEICE Transactions"},{"issue":"3","key":"905_CR31","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1109\/5.4402","volume":"76","author":"S Rao","year":"1988","unstructured":"Rao, S., & Kailath, T. (1988). Regular iterative algorithms and their implementation on processor arrays. Proceedings of the IEEE, 76(3), 259\u2013269. doi: 10.1109\/5.4402 .","journal-title":"Proceedings of the IEEE"},{"key":"905_CR32","doi-asserted-by":"crossref","unstructured":"Renganarayanan, L., Kim, D., Rajopadhye, S., Strout, M.M. (2007). Parameterized tiled loops for free. In Proceedings of the Conference on Programming Language Design and Implementation (pp. 405\u2013414). San Diego.","DOI":"10.1145\/1250734.1250780"},{"issue":"1","key":"905_CR33","doi-asserted-by":"crossref","first-page":"3:1","DOI":"10.1145\/2160910.2160912","volume":"34","author":"L Renganarayanan","year":"2012","unstructured":"Renganarayanan, L., Kim, D., Strout, M.M., Rajopadhye, S. (2012). Parameterized loop tiling. ACM Transactions on Programming Languages and Systems, 34(1), 3:1\u20133:41.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"issue":"6","key":"905_CR34","doi-asserted-by":"crossref","first-page":"723","DOI":"10.1109\/12.90251","volume":"40","author":"W Shang","year":"1991","unstructured":"Shang, W., & Fortes, J.A.B. (1991). Time optimal linear schedules for algorithms with uniform dependencies. IEEE Transactions on Computers, 40(6), 723\u2013742.","journal-title":"IEEE Transactions on Computers"},{"key":"905_CR35","unstructured":"Tavarageri, S., Hartono, A., Baskaran, M., Pouchet, L.N., Ramanujam, J., Sadayappan, P. (2010). Parametric tiling of affine loop nests. In Proceedings of the 15th workshop on compilers for parallel computing (CPC). Vienna, Austria."},{"issue":"5","key":"905_CR36","first-page":"300","volume":"50","author":"J Teich","year":"2008","unstructured":"Teich, J. (2008). Invasive algorithms and architectures. Information Technology, 50(5), 300\u2013310.","journal-title":"Information Technology"},{"key":"905_CR37","doi-asserted-by":"crossref","unstructured":"Teich, J., Henkel, J., Herkersdorf, A., Schmitt-Landsiedel, D., Schr\u00f6der-Preikschat, W., Snelting, G. (2011). Invasive computing: an overview. In Multiprocessor system-on-chip \u2013 hardware design and tool integration (pp. 241\u2013268). Springer.","DOI":"10.1007\/978-1-4419-6460-1_11"},{"key":"905_CR38","doi-asserted-by":"crossref","unstructured":"Teich, J., Tanase, A., Hannig, F. (2013). Symbolic parallelization of loop programs for massively parallel processor arrays. In Proceedings of the 24th IEEE international conference on application-specific systems, architectures and processors (ASAP) (pp. 1\u20139). IEEE.","DOI":"10.1109\/ASAP.2013.6567543"},{"key":"905_CR39","doi-asserted-by":"crossref","unstructured":"Teich, J., & Thiele, L. (2002). Exact partitioning of affine dependence algorithms. In Embedded processor design challenges (pp. 135\u2013153).","DOI":"10.1007\/3-540-45874-3_8"},{"issue":"1","key":"905_CR40","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1023\/A:1007935215591","volume":"17","author":"J Teich","year":"1997","unstructured":"Teich, J., Thiele, L., Zhang, L. (1997). Scheduling of partitioned regular algorithms on processor arrays with constrained resources. Journal of VLSI Signal Processing, 17(1), 5\u201320.","journal-title":"Journal of VLSI Signal Processing"},{"key":"905_CR41","unstructured":"Teich, J., Weichslgartner, A., Oechslein, B., Schr\u00f6der-Preikschat, W. (2012). Invasive computing - concepts and overheads. In Forum on specification & design languages (FDL) (pp. 193\u2013200)."},{"key":"905_CR42","doi-asserted-by":"crossref","unstructured":"Thiele, L. (1989). On the design of piecewise regular processor arrays. In IEEE international symposium on circuits and systems (vol. 3, pp. 2239\u20132242).","DOI":"10.1109\/ISCAS.1989.100823"},{"key":"905_CR43","unstructured":"Thiele, L., & Roychowdhury, V. (1991). Systematic design of local processor arrays for numerical algorithms. In Proceedings of the international workshop on algorithms and parallel VLSI architectures, vol. A: Tutorials (pp. 329\u2013339). Amsterdam: Elsevier."},{"key":"905_CR44","doi-asserted-by":"crossref","unstructured":"Xue, J. (2000). Loop tiling for parallelism. Norwell: Kluwer Academic Publishers.","DOI":"10.1007\/978-1-4615-4337-4"},{"key":"905_CR45","doi-asserted-by":"crossref","unstructured":"Yang, T., & Ibarra, O.H. (1995). On symbolic scheduling and parallel complexity of loops. In Proceedings IEEE symposium on parallel and distributed processing (pp. 360\u2013367).","DOI":"10.1109\/SPDP.1995.530706"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0905-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-014-0905-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0905-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,12]],"date-time":"2019-08-12T12:21:27Z","timestamp":1565612487000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-014-0905-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7,11]]},"references-count":45,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2014,10]]}},"alternative-id":["905"],"URL":"https:\/\/doi.org\/10.1007\/s11265-014-0905-0","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7,11]]}}}