{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,26]],"date-time":"2023-10-26T08:51:06Z","timestamp":1698310266163},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2014,7,11]],"date-time":"2014-07-11T00:00:00Z","timestamp":1405036800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1007\/s11265-014-0917-9","type":"journal-article","created":{"date-parts":[[2014,7,10]],"date-time":"2014-07-10T01:43:01Z","timestamp":1404956581000},"page":"277-293","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Compilers for Low Power with Design Patterns on Embedded Multicore Systems"],"prefix":"10.1007","volume":"80","author":[{"given":"Cheng-Yen","family":"Lin","sequence":"first","affiliation":[]},{"given":"Chi-Bang","family":"Kuan","sequence":"additional","affiliation":[]},{"given":"Wen-Li","family":"Shih","sequence":"additional","affiliation":[]},{"given":"Jenq Kuen","family":"Lee","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,7,11]]},"reference":[{"issue":"11","key":"917_CR1","doi-asserted-by":"crossref","first-page":"1061","DOI":"10.1109\/43.736181","volume":"17","author":"E Macii","year":"1998","unstructured":"Macii, E., Pedram, M., Somenzi, F. (1998). High-level power modeling, estimation, and optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(11), 1061\u20131079.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"917_CR2","unstructured":"You, Y.p., Lee, Chingren, Lee, J.K. (2002). Compiler analysis and supports for leakage power reduction on microprocessors. In Proceedings of the 15th International Workshop on Languages and Compilers for Parallel Computing(LCPC\u201902)."},{"key":"917_CR3","unstructured":"Chang, J.-M., & Pedram, M. (1995). Register allocation and binding for low power. In DAC \u201995: Proceedings of the 32nd annual ACM\/IEEE Design Automation Conference, (pp. 29\u201335)."},{"issue":"2","key":"917_CR4","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1145\/762488.762494","volume":"8","author":"C Lee","year":"2003","unstructured":"Lee, C., Lee, J.K., Hwang, T., Tsai, S.-C. (2003). Compiler optimization on vliw instruction scheduling for low power. ACM Transactions on Design Automation of Electronic Systems, 8(2), 252\u2013268.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"issue":"4","key":"917_CR5","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1145\/1278349.1278364","volume":"12","author":"Y-P You","year":"2007","unstructured":"You, Y.-P., Huang, C.-W., Lee, J.K. (2007). Compilation for compact power-gating controls. ACM Transactions on Design Automation of Electronic Systems (TODAES), 12(4), 51.","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"},{"key":"917_CR6","unstructured":"Lin, Y.-C., You, Y.-P., Huang, C.-W., Lee, J.-K., Shih, W.-K., Hwang, T.-T. (2004). Power-aware scheduling for parallel security processors with analytical models. In Proceedings of the 17th International Workshop on Languages and Compilers for Parallel Computing(LCPC\u201904)."},{"key":"917_CR7","unstructured":"Mattson, T.G., Sanders, B.A., Massingill, B.L. (2004). In Patterns for Parallel Programming. Addison-Wesley."},{"key":"917_CR8","unstructured":"Keutzer, K., & Mattson, Tim. (2009). Our pattern language (pol): A design pattern language for engineering (parallel) software. In ParaPLoP Workshop on Parallel Programming Patterns."},{"key":"917_CR9","unstructured":"Gamma, E., Helm, R., Johnson, R., Vlissides, J.M. (1994). Design Patterns: Elements of reusable object oriented software. Addison-Wesley."},{"key":"917_CR10","unstructured":"SID simulator component develop\u2019s guide. Red Hat Inc., http:\/\/sources.redhat.com\/sid\/ ."},{"key":"917_CR11","unstructured":"Hoffmann, H., Agarwal, A., Devadas, S. (2009). Partitioning strategies: spatiotemporal patterns of program decomposition. In Proceedings of the 21st IASTED International Conference on Parallel and Distributed Computing and Systems, PDCS 2009."},{"key":"917_CR12","unstructured":"Keutzer, K., & Mattson, T. (2011). Architecture parallel software: design patterns in practice and teaching. In Presented as the 25th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2011."},{"key":"917_CR13","doi-asserted-by":"crossref","unstructured":"Massingill, B.L., Mattson, T.G., Sanders, B.A. (2007). Simd: an additional pattern for plpp (pattern language for parallel programming). In Proceedings of the 14th Conference on Pattern Languages of Programs, PLOP \u201907, (pp. 6:1\u20136:15).","DOI":"10.1145\/1772070.1772078"},{"key":"917_CR14","unstructured":"Dean, J., & Ghemawat, S. (2004). Mapreduce: simplified data processing on large clusters. In Proceedings of the 6th Conference on Symposium on Opearting Systems Design and Implementation, OSDI\u201904."},{"key":"917_CR15","doi-asserted-by":"crossref","unstructured":"He, B., Fang, W., Luo, Q., Govindaraju, N.K., Wang, T. (2008). Mars: a mapreduce framework on graphics processors. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, PACT \u201908.","DOI":"10.1145\/1454115.1454152"},{"issue":"8","key":"917_CR16","doi-asserted-by":"crossref","first-page":"103","DOI":"10.1145\/79173.79181","volume":"33","author":"LG Valiant","year":"1990","unstructured":"Valiant, L.G. (1990). A bridging model for parallel computation. Communications of the ACM, 33 (8), 103\u2013111.","journal-title":"Communication ACM"},{"key":"917_CR17","doi-asserted-by":"crossref","unstructured":"Diamos, G.F., Kerr, A.R., Yalamanchili, S., Ocelot, N.C. A dynamic optimization framework for bulk-synchronous applications in heterogeneous systems. In Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, PACT \u201910, (pp. 353\u2013364).","DOI":"10.1145\/1854273.1854318"},{"issue":"3","key":"917_CR18","first-page":"66","volume":"12","author":"JE Stone","year":"2010","unstructured":"Stone, J.E., Gohara, D., Opencl, G.S. (2010). A parallel programming standard for heterogeneous computing systems. IEEE Design Test, 12(3), 66\u201373.","journal-title":"IEEE Design Test"},{"key":"917_CR19","doi-asserted-by":"crossref","unstructured":"Shih, W.-L. Compiler Optimization for Reducing Leakage Power in Multithread BSP Programs. PhD thesis, 2014.","DOI":"10.1145\/2668119"},{"key":"917_CR20","doi-asserted-by":"crossref","unstructured":"Lin, C.-Y., Chen, P.-Y., Tseng, C.-K., Huang, C.-W., Weng, C.-C., Kuan, C.-B., Lin, S.-H., Huang, S.-Y., Lee, J.-K. (2010). Power aware sid-based simulator for embedded multicore dsp subsystems. In Proceedings of the 8th IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, CODES\/ISSS \u201910.","DOI":"10.1145\/1878961.1878981"},{"key":"917_CR21","unstructured":"Andes Technology (2010). Andescore n1213-s product brief, http:\/\/www.andestech.com\/en\/products\/ ."},{"key":"917_CR22","doi-asserted-by":"crossref","unstructured":"Hsu, C.-W., Liao, J.-L., Fang, S.-C., Weng, C.-C., Huang, S.-Y., Hsieh, W.-T., Yeh, J.-C. (2011). Powerdepot: integrating ip-based power modeling with esl power analysis for multi-core soc designs. In Proceedings of the 48th Design Automation Conference, DAC\u201911.","DOI":"10.1145\/2024724.2024736"},{"key":"917_CR23","unstructured":"Li, M.-C., Weng, C.-C., Tai, T.-Y., Shi-Hunag (2008). Extrapolation-based power modeling for memory compilers using MUX-oriented linear regression. In VLSI\/CAD Symposium."},{"key":"917_CR24","unstructured":"Janzen, J. (2001). Calculating memory system power for ddr sdram. Designline, 10(2)."},{"key":"917_CR25","unstructured":"Open64. http:\/\/www.open64.net\/ ."},{"issue":"1","key":"917_CR26","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1002\/cpe.1334","volume":"21","author":"L Chia-Han","year":"2009","unstructured":"Chia-Han, L., Lin, Y.-C., You, Y.-P., Lee, J.-K. (2009). Lc-grfa: global register file assignment with local consciousness for vliw dsp processors with non-uniform register files. Concurrent Computing: Practice Experimenting, 21(1), 101\u2013114.","journal-title":"Concurrent Computing: Practice Experimenting"},{"issue":"18","key":"917_CR27","doi-asserted-by":"crossref","first-page":"2391","DOI":"10.1002\/cpe.1176","volume":"19","author":"Y-C Lin","year":"2007","unstructured":"Lin, Y.-C., You, Y.-P., Lee, J.-K. (2007). Palf: compiler supports for irregular register files in clustered vliw dsp processors: research articles. Concurrent Computing: Practice Experimenting, 19(18), 2391\u20132406.","journal-title":"Concurrent Computing: Practice Experimenting"},{"issue":"7","key":"917_CR28","doi-asserted-by":"crossref","first-page":"146","DOI":"10.1145\/1273444.1254793","volume":"42","author":"C-K Chen","year":"2007","unstructured":"Chen, C.-K., Tseng, L.-H., Chen, S.-C., Lin, Y.-J., You, Y.-P., Chia-Han, L., Lee, J.-K. (2007). Enabling compiler flow for embedded vliw dsp processors with distributed register files. SIGPLAN Notices, 42(7), 146\u2013148.","journal-title":"SIGPLAN Notices"},{"key":"917_CR29","unstructured":"Chen, Y.-C., Te-Feng, S., Lai, S.-H. (2013). Efficient vehicle dtection with adaptive scan based on perspective geometry. In EEE International Conference on Image Processing (ICIP)."},{"key":"917_CR30","doi-asserted-by":"crossref","unstructured":"Bellas, N., Hajj, I., Polychronopoulos, C.D., Stamoulis, G. (2000). Architectural and compiler techniques for energy reduction in high-performance microprocessors. IEEE Transaction on Very Large Scale Integration (VLSI) Systems, 8 (3), 317\u2013326.","DOI":"10.1109\/92.845897"},{"key":"917_CR31","unstructured":"Semeraro, G., Albonesi, D.H., Dropsho, S.G., Magklis, G., Dwarkadas, S., Scott, M.L. (2002). Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In MICRO 35: Proceedings of the 35th annual ACM\/IEEE International Symposium on Microarchitecture, (pp. 356\u2013367)."},{"key":"917_CR32","doi-asserted-by":"crossref","unstructured":"Yang, H., Gao, G.R., Leung, C. (2002). On achieving balanced power consumption in software pipelined loops. In CASES \u201902: Proceedings of the 2002 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, (pp. 210\u2013217).","DOI":"10.1145\/581630.581663"},{"key":"917_CR33","doi-asserted-by":"crossref","unstructured":"Rele, S., Pande, S., \u00d6nder, S., Gupta, R. (2002). Optimizing static power dissipation by functional units in superscalar processors. In Proceedings of the 11th International Conference on Compiler Construction, (pp. 261\u2013275).","DOI":"10.1007\/3-540-45937-5_19"},{"key":"917_CR34","doi-asserted-by":"crossref","unstructured":"Kimura, K., Mase, M., Mikami, H., Miyamoto, T., Shirako, J., Kasahara, H. (2010). Oscar api for real-time low-power multicores and its performance on multicores and smp servers. In: Proceedings of the 22nd International conference on Languages and Compilers for Parallel Computing, LCPC\u201909, (pp. 188\u2013202).","DOI":"10.1007\/978-3-642-13374-9_13"},{"issue":"2","key":"917_CR35","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1109\/TC.2011.229","volume":"62","author":"O Ozturk","year":"2013","unstructured":"Ozturk, O., Kandemir, M., Chen, G. (2013). Compiler-directed energy reduction using dynamic voltage scaling and voltage islands for embedded systems. IEEE Transactions on Computers, 62 (2), 268\u2013278.","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"917_CR36","first-page":"105","volume":"2","author":"G Agosta","year":"2012","unstructured":"Agosta, G., Bessi, M., Capra, E., Francalanci, C (2012). Automatic memoization for energy efficiency in financial applications. Sustainable Computing: Informatics and Systems, 2(2), 105\u2013115.","journal-title":"Sustainable Computing: Informatics and Systems"},{"key":"917_CR37","doi-asserted-by":"crossref","unstructured":"Bartenstein, T.W., & Liu, Y.D. Green streams for data-intensive software. In Proceedings of the 2013 International Conference on Software Engineering, ICSE \u201913, (pp. 532\u2013541).","DOI":"10.1109\/ICSE.2013.6606599"},{"key":"917_CR38","doi-asserted-by":"crossref","unstructured":"Lin, C.-Y., Kuan, C.-B., Lee, J.K. (2013). Compilers for low power with design patterns on embedded multicore systems. In 2013 42nd International Conference on Parallel Processing (ICPP), (pp. 1052\u20131060).","DOI":"10.1109\/ICPP.2013.125"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0917-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-014-0917-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0917-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,12]],"date-time":"2019-08-12T16:23:58Z","timestamp":1565627038000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-014-0917-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7,11]]},"references-count":38,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2015,9]]}},"alternative-id":["917"],"URL":"https:\/\/doi.org\/10.1007\/s11265-014-0917-9","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7,11]]}}}