{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,6]],"date-time":"2024-07-06T01:31:36Z","timestamp":1720229496001},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2014,7,25]],"date-time":"2014-07-25T00:00:00Z","timestamp":1406246400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1007\/s11265-014-0924-x","type":"journal-article","created":{"date-parts":[[2014,7,24]],"date-time":"2014-07-24T02:49:07Z","timestamp":1406170147000},"page":"49-64","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":24,"title":["Code Density and Energy Efficiency of Exposed Datapath Architectures"],"prefix":"10.1007","volume":"80","author":[{"given":"Pekka","family":"J\u00e4\u00e4skel\u00e4inen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heikki","family":"Kultala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timo","family":"Viitanen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarmo","family":"Takala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,7,25]]},"reference":[{"key":"924_CR1","unstructured":"Advanced Micro Devices, Inc.: Evergreen Family Instruction Set Architecture Instructions and Microcode Reference Guide (2011). Rev. 1.1a."},{"issue":"2","key":"924_CR2","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/L-CA.2009.45","volume":"8","author":"J Balfour","year":"2009","unstructured":"Balfour, J., Halting, R., Dally, W. (2009). Operand registers and explicit operand forwarding. Computer Architecture Letters, 8(2), 60\u201363. doi: 10.1109\/L-CA.2009.45 .","journal-title":"Computer Architecture Letters"},{"key":"924_CR3","doi-asserted-by":"crossref","unstructured":"Bardizbanyan, A., Sj\u00e4lander, M., Larsson-Edefors, P. (2011). Reconfigurable instruction decoding for a wide-control-word processor. In Proceedings IEEE international symposium on parallel and distributed processing (pp. 322\u2013325).","DOI":"10.1109\/IPDPS.2011.155"},{"issue":"2","key":"924_CR4","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1109\/L-CA.2008.7","volume":"7","author":"D Black-Schaffer","year":"2008","unstructured":"Black-Schaffer, D., Balfour, J., Dally, W., Parikh, V., Park, J. (2008). Hierarchical instruction register organization. Computer Architecture Letters, 7 (2), 41\u201344. doi: 10.1109\/L-CA.2008.7 .","journal-title":"Computer Architecture Letters"},{"key":"924_CR5","unstructured":"Cilio, A., Schot, H., Janssen, J. (2006). Architecture definition file: processor architecture definition file format for a new TTA design framework. Finland: Tampere University of Technology. http:\/\/tce.cs.tut.fi\/specs\/ADF.pdf ."},{"key":"924_CR6","unstructured":"Corporaal, H. (1993). Transport triggered architectures examined for general purpose applications. In Proceedings sixth workshop on computer systems (pp. 55\u201371). Delft."},{"key":"924_CR7","unstructured":"Corporaal, H. (1997). Microprocessor architectures: from VLIW to TTA. Chichester: Wiley."},{"key":"924_CR8","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1016\/0165-6074(93)90125-5","volume":"38","author":"H Corporaal","year":"1993","unstructured":"Corporaal, H., & Arend, P. (1993). MOVE32INT, a sea of gates realization of a high performance transport triggered architecture. Microprocessors and Microprogramming, 38, 53\u201360. doi: 10.1016\/0165-6074(93)90125-5 .","journal-title":"Microprocessors and Microprogramming"},{"key":"924_CR9","unstructured":"Corporaal, H., & Hoogerbrugge, J. (1995). Code generation for transport triggered architectures. In Code generation for embedded processors (pp. 240\u2013259). Heidelberg: Springer-Verlag."},{"key":"924_CR10","doi-asserted-by":"crossref","unstructured":"Corporaal, H., & Mulder, H. (1991). MOVE: A framework for high-performance processor design. In Proceedings ACM\/IEEE conference supercomputing (pp. 692\u2013701).","DOI":"10.1145\/125826.126159"},{"key":"924_CR11","doi-asserted-by":"crossref","unstructured":"van Dalen, E., Pestana, S., van Wel, A. (2006). An integrated, low-power processor for image signal processing. IEEE International Symposium Multimedia (pp. 501\u2013508).","DOI":"10.1109\/ISM.2006.27"},{"issue":"7","key":"924_CR12","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/MC.2008.224","volume":"41","author":"W Dally","year":"2008","unstructured":"Dally, W., Balfour, J., Black-Shaffer, D., Chen, J., Harting, R., Parikh, V., Park, J., Sheffield, D. (2008). Efficient embedded computing. Computer, 41 (7), 27\u201332. doi: 10.1109\/MC.2008.224 .","journal-title":"Computer"},{"key":"924_CR13","doi-asserted-by":"crossref","unstructured":"Finlayson, I., Davis, B., Gavin, P., Uh, G.R., Whalley, D., Sj\u00e4lander, M., Tyson, G. (2013). Improving processor efficiency by statically pipelining instructions. In Proceedings ACM SIGPLAN\/SIGBED conference languages compilers tools embedded system (pp. 33\u201344. ACM).","DOI":"10.1145\/2491899.2465559"},{"issue":"7","key":"924_CR14","doi-asserted-by":"crossref","first-page":"478","DOI":"10.1109\/TC.1981.1675827","volume":"C-30","author":"J Fisher","year":"1995","unstructured":"Fisher, J. (1995). Trace scheduling: a technique for global microcode compaction. IEEE Transactions on Computers, C-30 (7), 478\u2013490. doi: 10.1109\/TC.1981.1675827 .","journal-title":"IEEE Transactions on Computers"},{"key":"924_CR15","unstructured":"Cichon, G., Robelly, P., Seidel, H., Mat\u00fa\u0161, E., Bronzel, M., Fettweis, G. (2004). Synchronous transfer architecture (STA). In Computer systems: architectures, modeling, and simulation, lecture notes in computer science (vol. 3133, pp. 193\u2013207). Berlin: Springer."},{"key":"924_CR16","unstructured":"Godard, I. (2013). Drinking from the firehose: The Belt machine model in the Mill TM CPU architectures. http:\/\/ootbcomp.com\/docs\/belt\/index.html ."},{"key":"924_CR17","unstructured":"Guzma, V., J\u00e4\u00e4skel\u00e4inen, P., Kellom\u00e4ki, P., Takala, J. (2008). Impact of software bypassing on instruction level parallelism and register file traffic. In Embedded computer systems: architectures, modeling, and simulation, Lecture notes in computer science (Vol. 5114, pp. 23\u201332). Heidelberg: Springer."},{"key":"924_CR18","unstructured":"He, Y., She, D., Mesman, B., Corporaal, H. (2011). MOVE-Pro: A low power and high code density TTA architecture. In Proceedings international conference embedded computing system: arch. modeling simulation (pp. 294\u2013301)."},{"key":"924_CR19","doi-asserted-by":"crossref","unstructured":"Heikkinen, J., Rantanen, T., Cilio, A., Takala, J., Corporaal, H. (2003). Evaluating template-based instruction compression on transport triggered architectures. In Proceedings IEEE international workshop. System-on-Chip for real-time applications (pp. 192\u2013195).","DOI":"10.1109\/IWSOC.2003.1213033"},{"key":"924_CR20","unstructured":"Hoogerbrugge, J., & Corporaal, H. (1994). Register file port requirements of Transport Triggered Architectures. In Proceedings annual international symposium microarchitecture, (pp. 191\u2013195)."},{"key":"924_CR21","unstructured":"Hughes, K., Jeppson, P., Larsson-Edefors, M., Sheeran, M., Stenstr\u00f6m, P., Svensson, L. (2003). FlexSoC: combining flexbility and efficiency in SoC designs. In Proceedings IEEE NorChip conference."},{"key":"924_CR22","doi-asserted-by":"crossref","unstructured":"J\u00e4\u00e4skel\u00e4inen, P., Guzma, V., Cilio, A., Takala, J. (2007). Codesign toolset for application-specific instruction-set processors. In Proceedings SPIE multimedia mobile devices (pp. 65,070X\u20131\u201365,070X\u201311).","DOI":"10.1117\/12.707233"},{"key":"924_CR23","unstructured":"Janssen, J., & Corporaal, H. (1996). Partitioned register file for TTAs. In Proceedings annal workshop microprogramming (pp. 303\u2013312)."},{"issue":"5","key":"924_CR24","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/MM.2011.89","volume":"31","author":"S Keckler","year":"2011","unstructured":"Keckler, S., Dally, W., Khailany, B., Garland, M., Glasco, D. (2011). GPUs and the future of parallel computing. IEEE Micro, 31 (5), 7\u201317. doi: 10.1109\/MM.2011.89 .","journal-title":"IEEE Micro"},{"key":"924_CR25","unstructured":"Klaiber, A. (2000). The technology behind crusoe processors: low-power x86-compatible processors implemented with code morphing software. Technical Report, Transmeta Corporation."},{"key":"924_CR26","doi-asserted-by":"crossref","unstructured":"Leijten, J., Burns, G., Huisken, J., Waterlander, E., van Wel, A. (2003). AVISPA: A massively parallel reconfigurable accelerator. In Proceedings international symposium system-on-chip (pp. 165\u2013168).","DOI":"10.1109\/ISSOC.2003.1267747"},{"key":"924_CR27","unstructured":"Lima: An open source graphics driver for ARM Mali GPUs (2013). http:\/\/limadriver.org ."},{"key":"924_CR28","unstructured":"Lipovski, G. (1976). The architecture of a simple, effective control processor. Euromicro symposium microprocessors microprogramming (pp. 7\u201319)."},{"key":"924_CR29","doi-asserted-by":"crossref","unstructured":"Lozano, L., & Gao, G. (1995). Exploiting short-lived variables in superscalar processors. In Proceedings annual international symposium microarchitecture. (pp. 292\u2013302).","DOI":"10.1109\/MICRO.1995.476839"},{"key":"924_CR30","unstructured":"Maxim Integrated Products, Inc.: Introduction to the MAXQ Architecture (2004). Application Note 3222."},{"key":"924_CR31","doi-asserted-by":"crossref","unstructured":"Reshadi, M., Gorjiara, B., Gajski, D. (2005). Utilizing horizontal and vertical parallelism with a no-instruction-set compiler for custom datapaths. In Proceedings international conference computer design, pp. 69\u201376.","DOI":"10.1109\/ICCD.2005.112"},{"issue":"4","key":"924_CR32","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1145\/356556.356559","volume":"1","author":"R Rosin","year":"1969","unstructured":"Rosin, R. (1969). Contemporary concepts of microprogramming and emulation. ACM Computing Surveys, 1 (4), 197\u2013212. doi: 10.1145\/356556.356559 .","journal-title":"ACM Computing Surveys"},{"key":"924_CR33","doi-asserted-by":"crossref","unstructured":"Schilling, T., Sj\u00e4lander, M., Larsson-Edefors, P. (2009). Scheduling for an embedded architecture with a flexible datapath. In IEEE computer society annual symposium on VLSI (pp. 151\u2013156).","DOI":"10.1109\/ISVLSI.2009.6"},{"issue":"4","key":"924_CR34","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1109\/MAHC.1988.10039","volume":"10","author":"R Smith","year":"1988","unstructured":"Smith, R. (1988). A historical overview of computer architecture. IEEE Annals of the History of Computing, 10 (4), 277\u2013303. doi: 10.1109\/MAHC.1988.10039 .","journal-title":"IEEE Annals of the History of Computing"},{"issue":"1","key":"924_CR35","doi-asserted-by":"crossref","first-page":"116","DOI":"10.1109\/JSSC.1980.1051344","volume":"15","author":"D Tabak","year":"1980","unstructured":"Tabak, D., & Lipovski, G. (1980). MOVE architecture in digital controllers. IEEE Journal of Solid-State Circuits, 15 (1), 116\u2013126. doi: 10.1109\/JSSC.1980.1051344 .","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"924_CR36","unstructured":"Thuresson, M., Sj\u00e4lander, M., Bjork, M., Svensson, L., Larsson-Edefors, P., Stenstr\u00f6m, P. (2007). FlexCore: Utilizing exposed datapath control for efficient computing. In Proceedings international conference embedded computer system: archives modeling simulation (pp. 18\u201325)."},{"key":"924_CR37","doi-asserted-by":"crossref","unstructured":"Touzeau, R. (1984). A Fortran compiler for the FPS-164 scientific computer. In Proceedings SIGPLAN symposium on compiler construction (pp. 48\u201357).","DOI":"10.1145\/502874.502879"},{"issue":"1","key":"924_CR38","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MC.2004.1260714","volume":"37","author":"S Vaughan-Nichols","year":"2004","unstructured":"Vaughan-Nichols, S. (2004). Vendors go to extreme lengths for new chips. Computer, 37 (1), 18\u201320. doi: 10.1109\/MC.2004.1260714 .","journal-title":"Computer"},{"issue":"3","key":"924_CR39","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1145\/356551.356553","volume":"1","author":"M Wilkes","year":"1969","unstructured":"Wilkes, M. (1969). The growth of interest in microprogramming: A literature survey. ACM Computing Surveys, 1 (3), 139\u2013145. doi: 10.1145\/356551.356553 .","journal-title":"ACM Computing Surveys"},{"issue":"5","key":"924_CR40","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/4.509850","volume":"31","author":"SJ Wilton","year":"1996","unstructured":"Wilton, S.J., & Jouppi, N.P. (1996). CACTI: An enhanced cache access and cycle time model. IEEE Journal Solid-State Circulatory, 31 (5), 677\u2013688. doi: 10.1109\/4.509850 .","journal-title":"IEEE Journal Solid-State Circulatory"},{"key":"924_CR41","unstructured":"Yan, J., & Zhang, W. (2007). Virtual registers: Reducing register pressure without enlarging the register file. In High performance embedded architectures and compilers, lecture notes in computer science (vol. 4367, pp. 57\u201370): Springer."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0924-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-014-0924-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-014-0924-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,13]],"date-time":"2019-08-13T03:58:34Z","timestamp":1565668714000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-014-0924-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7,25]]},"references-count":41,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,7]]}},"alternative-id":["924"],"URL":"https:\/\/doi.org\/10.1007\/s11265-014-0924-x","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,7,25]]}}}