{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T17:10:20Z","timestamp":1648660220318},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T00:00:00Z","timestamp":1424131200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1007\/s11265-015-0976-6","type":"journal-article","created":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T04:17:14Z","timestamp":1424146634000},"page":"329-356","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A Family of Modular QRD-Accelerator Architectures and Circuits Cross-Layer Optimized for High Area- and Energy-Efficiency"],"prefix":"10.1007","volume":"83","author":[{"given":"Upasna","family":"Vishnoi","sequence":"first","affiliation":[]},{"given":"Michael","family":"Meixner","sequence":"additional","affiliation":[]},{"given":"Tobias G.","family":"Noll","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,2,17]]},"reference":[{"key":"976_CR1","doi-asserted-by":"crossref","unstructured":"Senning, C., Staudacher, A., Burg. A. (2010). Systolic-array based regularized QR-decomposition for IEEE 802.11n Compliant Soft-MMSE Detection. In 2010 International Conference on Microelectronics (ICM), pp. 391\u2013394","DOI":"10.1109\/ICM.2010.5696169"},{"key":"976_CR2","volume-title":"VLSI array processors","author":"SY Kung","year":"1987","unstructured":"Kung, S. Y. (1987). VLSI array processors. Upper Saddle River: Prentice-Hall, Inc."},{"key":"976_CR3","volume-title":"Matrix computations","author":"GH Golub","year":"1996","unstructured":"Golub, G. H., & Van Loan, C. F. (1996). Matrix computations (3rd ed.). Baltimore: Johns Hopkins University Press.","edition":"3"},{"key":"976_CR4","doi-asserted-by":"crossref","unstructured":"Luethi, P., Studer, C., Duetsch, S., Zgraggen, E., Kaeslin, H., Felber, N., Fichtner, W., (2008). Gram-schmidt-based QR decomposition for MIMO detection: VLSI implementation and comparison. In Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Macao, China, pp. 830\u2013833.","DOI":"10.1109\/APCCAS.2008.4746151"},{"key":"976_CR5","unstructured":"Elster, A., Cavallaro, J. R. (1991). A CORDIC processor array for the SVD of a complex matrix. In SVD and Signal Processing II: Algorithms, Analysis and Applications,Elsevier Publishers (pp. 227\u2013239)"},{"key":"976_CR6","unstructured":"Kung, H., Gentleman, W. (1982). Matrix triangularization by systolic arrays, vol. Paper 1603 of Computer Science Department. Carnegie Mellon Uminersity."},{"key":"976_CR7","doi-asserted-by":"crossref","unstructured":"Luethi, P., Burg, A., Haene, S., Perels, D., Felber, N., Fichtner, W. (2007). VLSI implementation of a high-speed iterative sorted MMSE QR decomposition. In Proceedings of International Symposium on Circuits and Systems (ISCAS), (New Orleans), pp. 1421\u20131424, IEEE.","DOI":"10.1109\/ISCAS.2007.378495"},{"key":"976_CR8","doi-asserted-by":"crossref","unstructured":"Liu, Z., McCanny, J., Lightbody, G., & Walke, R. (2003). Generic SoC QR array processor for adaptive beamforming. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 50(4), 169\u2013175.","DOI":"10.1109\/TCSII.2003.810487"},{"key":"976_CR9","doi-asserted-by":"crossref","unstructured":"Ma, L., Dickson, K., McAllister, J., & McCanny, J. (2011). QR decomposition-based matrix inversion for high performance embedded MIMO receivers. IEEE Transactions on Signal Processing, 59(4), 1858\u20131867.","DOI":"10.1109\/TSP.2011.2105485"},{"key":"976_CR10","unstructured":"Misra, M., Moona, R. (1994). Design of systolic arrays for QR decomposition. In International Conference on Computer Systems and Education, IISc."},{"issue":"1","key":"976_CR11","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1023\/A:1008118711904","volume":"24","author":"G Lightbody","year":"2000","unstructured":"Lightbody, G., Walke, R., Woods, R., & McCanny, J. (2000). Linear QR architecture for a single chip adaptive beamformer. Journal VLSI Signal Processing Systems Signal Image and Video Technology, 24(1), 67\u201381.","journal-title":"Journal VLSI Signal Processing Systems Signal Image and Video Technology"},{"key":"976_CR12","unstructured":"Walke, R. (1997). High Sample-rate Givens Rotations for Recursive Least Squares. PhD thesis, University of Warwick."},{"key":"976_CR13","doi-asserted-by":"crossref","first-page":"2531","DOI":"10.1109\/TCSI.2011.2123770","volume":"58","author":"Z Huang","year":"2011","unstructured":"Huang, Z., & Tsai, P. (2011). Efficient implemetation of QR decomposition of gigabit MIMO-OFDM systems. IEEE Transactions on Circuits and Systems I: Regular Papers, 58, 2531\u20132542.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"976_CR14","doi-asserted-by":"crossref","first-page":"327","DOI":"10.1109\/TCSI.2012.2215775","volume":"60","author":"M Shabany","year":"2013","unstructured":"Shabany, M., Patel, D., & Gulak, P. (2013). A Low-latency low-power QR-Decomposition ASIC Implementation in 0.13 \u03bc $$ \\mu $$ m CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 60, 327\u2013340.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"976_CR15","volume-title":"Digital arithmetic","author":"MD Ercegovac","year":"2003","unstructured":"Ercegovac, M. D., & Lang, T. (2003). Digital arithmetic (1st ed.). San Francisco: Morgan Kaunfamm Publishers.","edition":"1"},{"issue":"5","key":"976_CR16","doi-asserted-by":"crossref","first-page":"1129","DOI":"10.1109\/TCSI.2010.2092090","volume":"58","author":"P Chiu","year":"2011","unstructured":"Chiu, P., Huang, L., Chai, L., & Huang, Y. (2011). Interpolation-based QR decomposition and channel estimation processor for MIMO-OFDM system. IEEE Transactions on Circuits and Systems I: Regular Papers, 58(5), 1129\u20131141.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"976_CR17","doi-asserted-by":"crossref","unstructured":"Vishnoi, U., Noll, T. 2013. Cross-layer optimization of QRD accelerators. In Proceedings of IEEE European Solid-State Circuits Conference (ESSCIRC), Bucharest, Romania, pp. 263\u2013266","DOI":"10.1109\/ESSCIRC.2013.6649123"},{"key":"976_CR18","unstructured":"Liu, Z., Lightbody, G., Walke, R., Hu, Y., McCanny, J. (2001). Generic scheduling methods for a linear QR array SoC processor. In Proceedings ICASSP, vol. 2, pp. 1097\u20131100, IEEE."},{"key":"976_CR19","doi-asserted-by":"crossref","unstructured":"Patel, D., Shabany, M., Gulak, P. (2009). A low-complexity high-speed QR decomposition implementation for MIMO receivers. In Proceedings of International Symposium on Circuits and Systems (ISCAS), pp. 33\u201336.","DOI":"10.1109\/ISCAS.2009.5117678"},{"key":"976_CR20","doi-asserted-by":"crossref","first-page":"207","DOI":"10.5194\/ars-10-207-2012","volume":"10","author":"U Vishnoi","year":"2012","unstructured":"Vishnoi, U., & Noll, T. G. (2012). Area- and energy-efficient CORDIC accelerators in deep sub-micron CMOS technologies. Advances in Radio Science, 10, 207\u2013213.","journal-title":"Advances in Radio Science"},{"key":"976_CR21","first-page":"242","volume-title":"An approach for quantitative optimization of highly efficient dedicated CORDIC macros as SoC building blocks","author":"U Vishnoi","year":"2012","unstructured":"Vishnoi, U., Meixner, M., & Noll, T. (2012). An approach for quantitative optimization of highly efficient dedicated CORDIC macros as SoC building blocks (pp. 242\u2013247). Niagara Falls: Proceedings International System-On-Chip Conference."},{"key":"976_CR22","doi-asserted-by":"crossref","unstructured":"S\u00e4ll, E., Vesterbacka, M., Andersson, K. (2004). A study of digital decoders in flash analog-to-digital converters. In Proceedings of International Symposium on Circuits and Systems (ISCAS), pp. 129\u2013132, IEEE.","DOI":"10.1109\/ISCAS.2004.1328148"},{"key":"976_CR23","unstructured":"Weiss, O., Gansen, M., Noll, T. (2001). A flexible data path generator for physical oriented design. In Solid-State Circuits Conference (ESSCIRC)2001, Proceedings of the 27 th European, pp. 393\u2013396."},{"key":"976_CR24","unstructured":"Careto, B., Masera, G., Nilsson, P. (2007). Hardware architecture for matrix factorization in MIMO receivers. In Proceedings of the 17 th ACM Great Lakes symposium on VLSI (GLSVLSI), Stresa-Lago Maggiore, (Italy), pp. 196\u2013199."},{"key":"976_CR25","doi-asserted-by":"crossref","unstructured":"Studer, C., Bl\u00f6sch, P., Friedli, P.,Burg, A. (2007). Matrix decomposition architecture for MIMO systems: design and implementation trade-offs. In Proceedings of the Forsty-First Asilomar Conference on Signals, Systems and Computers, (Asilomar, USA), pp. 1986\u20131990.","DOI":"10.1109\/ACSSC.2007.4487584"},{"issue":"7","key":"976_CR26","doi-asserted-by":"crossref","first-page":"1481","DOI":"10.1109\/TVLSI.2013.2272058","volume":"22","author":"MIA Mohamed","year":"2014","unstructured":"Mohamed, M. I. A., Mohammed, K., & Daneshrad, B. (2014). Energy efficient programmable MIMO decoder accelerator chip in 65-nm CMOS. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22(7), 1481\u20131490.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"976_CR27","unstructured":"Korb, M. (20132). Deep-submicron full-custom VLSI-design of highly optimized high-throughput low-latency LDPC decoders. PhD dissertation thesis, RWTH Aachen University, pp. 39\u201340."},{"key":"976_CR28","doi-asserted-by":"crossref","unstructured":"Vishnoi, U., Noll, T. (2013). A family of modular area- and energy-efficient QRD- accelerator architectures. In Proceedings International Symposium on System-on-Chip Conference(SoC), (Tampere), Finland, pp. 1\u20138.","DOI":"10.1109\/ISSoC.2013.6675277"},{"key":"976_CR29","doi-asserted-by":"crossref","unstructured":"Salmela, P., Burian, A., Sorokin, H., Takala, J. (2008). Complex-valued QR decomposition implementation for MIMO receivers. In Proceedings of International Conference on Acoustics Speech and Signal Processing (ICASSP), pp. 1433\u20131436, IEEE.","DOI":"10.1109\/ICASSP.2008.4517889"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-0976-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-015-0976-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-0976-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:22:27Z","timestamp":1559377347000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-015-0976-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,2,17]]},"references-count":29,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,6]]}},"alternative-id":["976"],"URL":"https:\/\/doi.org\/10.1007\/s11265-015-0976-6","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,2,17]]}}}