{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T04:37:22Z","timestamp":1718512642578},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2015,3,24]],"date-time":"2015-03-24T00:00:00Z","timestamp":1427155200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2016,6]]},"DOI":"10.1007\/s11265-015-0989-1","type":"journal-article","created":{"date-parts":[[2015,3,23]],"date-time":"2015-03-23T02:27:11Z","timestamp":1427077631000},"page":"357-371","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["A DVFS Cycle Accurate Simulation Framework with Asynchronous NoC Design for Power-Performance Optimizations"],"prefix":"10.1007","volume":"83","author":[{"given":"Davide","family":"Zoni","sequence":"first","affiliation":[]},{"given":"Federico","family":"Terraneo","sequence":"additional","affiliation":[]},{"given":"William","family":"Fornaciari","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,3,24]]},"reference":[{"key":"989_CR1","doi-asserted-by":"crossref","unstructured":"Ogras, U., Marculescu, R., Choudhary, P., & Marculescu, D. (2007). Voltage-frequency island partitioning for gals-based networks-on-chip. In: Design Automation Conference, 2007. DAC \u201907. 44th ACM\/IEEE. (pp. 110\u2013115).","DOI":"10.1145\/1278480.1278509"},{"key":"989_CR2","unstructured":"Chapiro, D. M. (1984). Globally-asynchronous locally-synchronous systems, Ph.D. dissertation, Stanford University, Report No. STAN-CS-84-1026."},{"key":"989_CR3","doi-asserted-by":"crossref","unstructured":"Mishra, A. K., Yanamandra, A., Das, R., Eachempati, S., Iyer, R., Vijaykrishnan, N., & Das, C. R. (2011). Raft: A router architecture with frequency tuning for on-chip networks. J. Parallel Distrib. Comput., 71 (5), 625\u2013640. [Online]. Available: doi: 10.1016\/j.jpdc.2010.09.005 .","DOI":"10.1016\/j.jpdc.2010.09.005"},{"key":"989_CR4","unstructured":"Renau, J., Fraguela, B., Tuck, J., Liu, W., Prvulovic, M., Ceze, L., Sarangi, S., Sack, P., Strauss, K., & Montesinos, P. (2005). SESC simulator. In: http:\/\/sesc.sourceforge.net ."},{"key":"989_CR5","doi-asserted-by":"crossref","unstructured":"Soteriou, V., Eisley, N., Wang, H., Li, B., & Peh, L.-S. (2006). Polaris: A system-level roadmap for on-chip interconnection networks. In: ICCD 2006., pp.134 \u2013141.","DOI":"10.1109\/ICCD.2006.4380806"},{"key":"989_CR6","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1145\/1964218.1964229","volume":"38","author":"M-y Hsieh","year":"2011","unstructured":"Hsieh, M.-y., Rodrigues, A., Riesen, R., Thompson, K., & Song, W. (2011). A framework for architecture-level power, area, and thermal simulation and its application to network-on-chip design exploration. SIGMETRICS Perform. Eval. Rev., 38, 63\u201368.","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"key":"989_CR7","unstructured":"Lis, M., Ren, P., Cho, M. H., Shim, K. S., Fletcher, C., Khan, O., & Devadas, S. (2011). Scalable, accurate multicore simulation in the 1000-core era. In: Performance Analysis of Systems and Software (ISPASS), IEEE International Symposium on (pp. 175 \u2013185)."},{"key":"989_CR8","doi-asserted-by":"crossref","unstructured":"Bartolini, A., Cacciari, M., Tilli, A., Benini, L., & Gries, M. (2010). A virtual platform environment for exploring power, thermal and reliability management control strategies in high-performance multicores. In: GLSVLSI\u201910. New York, NY, USA: ACM, pp. 311\u2013316.","DOI":"10.1145\/1785481.1785553"},{"key":"989_CR9","unstructured":"Zoni, D., Corbetta, S., & Fornaciari, W. (2012). Hands: Heterogeneous architectures and networks-on-chip design and simulation. In: IEEE ISLPED\u201912, aug."},{"key":"989_CR10","doi-asserted-by":"crossref","unstructured":"Corbetta, S., Zoni, D., & Fornaciari, W. (2012). A temperature and reliability oriented simulation framework for multi-core architectures. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI2012), University of Massachusetts, Amherst. USA.","DOI":"10.1109\/ISVLSI.2012.22"},{"key":"989_CR11","unstructured":"Carlson, T., Heirman, W., & Eeckhout, L. (2011). Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation,\u201d in. In: High Performance Computing, Networking, Storage and Analysis (SC), 2011 International Conference for (pp. 1\u201312)."},{"key":"989_CR12","unstructured":"Prabhu, S., Grot, B., Gratz, P. V., & Hu, J. (2009). Ocin tsim- dvfs aware simulator for nocs."},{"key":"989_CR13","doi-asserted-by":"crossref","unstructured":"Peh, L.-S., & Dally, W. J. A delay model for router microarchitectures. IEEE Micro, 21(1), 26\u201334. Jan. 2001. [Online]. Available: doi: 10.1109\/40.903059","DOI":"10.1109\/40.903059"},{"key":"989_CR14","unstructured":"Zoni, D., Terraneo, F., & Fornaciari, W. Source code.\u201d [Online]. Available: http:\/\/hipeaclab.deib.polimi.it ."},{"key":"989_CR15","doi-asserted-by":"crossref","unstructured":"Terraneo, F., Zoni, D., & Fornaciari, W. (2013). A cycle accurate simulation framework for asynchronous noc design. In: System on Chip (SoC), International Symposium on, Oct 2013.","DOI":"10.1109\/ISSoC.2013.6675263"},{"key":"989_CR16","unstructured":"ltc3589 datasheet. http:\/\/cds.linear.com\/docs\/en\/datasheet\/3589ff.pdf. ."},{"key":"989_CR17","doi-asserted-by":"crossref","unstructured":"Alhussien, A., Wang, C., & Bagherzadeh, N. (2010). A scalable delay insensitive asynchronous noc with adaptive routing. In: Telecommunications (ICT), 2010 IEEE 17th International Conference on (pp. 995\u20131002).","DOI":"10.1109\/ICTEL.2010.5478830"},{"key":"989_CR18","doi-asserted-by":"crossref","unstructured":"Panades, M. I., & Greiner, A. (2007). Bi-synchronous fifo for synchronous circuit communication well suited for network-on-chip in gals architectures. In: Networks-on-Chip, 2007. NOCS 2007. First International Symposium on. (pp. 83\u201394).","DOI":"10.1109\/NOCS.2007.14"},{"key":"989_CR19","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., & Martonosi, M. (2000). Wattch: a framework for architectural-level power analysis and optimizations. In: Proceedings of the 27th annual international symposium on Computer architecture, ser. ISCA \u201900. New York, NY, USA: ACM (pp. 83\u201394).","DOI":"10.1145\/339647.339657"},{"key":"989_CR20","doi-asserted-by":"crossref","unstructured":"Beigne, E., Clermidy, F., Miermont, S., & Vivet, P. (2008). Dynamic voltage and frequency scaling architecture for units integration within a gals noc. In: Networks-on-Chip, 2008. NoCS 2008. Second ACM\/IEEE International Symposium on (pp. 129\u2013138).","DOI":"10.1109\/NOCS.2008.4492732"},{"key":"989_CR21","doi-asserted-by":"crossref","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S. K., Saidi, A., Basu, A., Hestness, J., Hower, D. R., Krishna, T., Sardashti, S., Sen, R., Sewell, K., Shoaib, M., Vaish, N., Hill, M. D., & Wood, D. A. The gem5 simulator. SIGARCH Comput. Archit. News, 39(2), 1\u20137. Aug. 2011. [Online]. Available: doi: 10.1145\/2024716.2024718 .","DOI":"10.1145\/2024716.2024718"},{"key":"989_CR22","doi-asserted-by":"crossref","unstructured":"Agarwal, N., Krishna, T., Peh, L.-S., & Jha, N. (2009). Garnet: A detailed on-chip network model inside a full-system simulator. In: ISPASS.","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"989_CR23","unstructured":"Zhao, W., & Cao, Y. (2006). New generation of predictive technology model for sub-45nm design exploration. In: Quality Electronic Design, ISQED \u201906. 7th International Symposium on, pp. 6 pp. \u2013590."},{"key":"989_CR24","doi-asserted-by":"crossref","unstructured":"Butcher, J. C. Numerical methods for ordinary differential equations. In: J. Wiley, 2003. [Online]. Available: http:\/\/www.worldcat.org\/isbn\/9780471967583 .","DOI":"10.1002\/0470868279"},{"key":"989_CR25","unstructured":"Duarte, D. E. (2002). Clock network and phase-locked loop power estimation and experimentation: Ph.D. dissertation, Pennsylvania State University."},{"key":"989_CR26","unstructured":"Wentzlaff, D., Griffin, P., Hoffmann, H., Bao, L., Edwards, B., Ramey, C., Mattina, M., Miao, C.-C., Brown, J., & Agarwal, A. (2007). On-chip interconnection architecture of the tile processor. In: Micro."},{"key":"989_CR27","doi-asserted-by":"crossref","unstructured":"Guthaus, M. R., Ringenberg, J. S., Ernst, D., Austin, T. M., Mudge, T., & Brown, R. B. (2001). Mibench: A free, commercially representative embedded benchmark suite. In: Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop. Washington, DC, USA: IEEE Computer Society (pp. 3\u201314).","DOI":"10.1109\/WWC.2001.990739"},{"key":"989_CR28","unstructured":"Keating, M., Flynn, D., Aitken, R., Gibbons, A., & Shi, K. (2007). Low Power Methodology Manual: For System-on-Chip Design. Springer Publishing Company. In: Incorporated."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-0989-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-015-0989-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-0989-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T07:16:14Z","timestamp":1566458174000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-015-0989-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3,24]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,6]]}},"alternative-id":["989"],"URL":"https:\/\/doi.org\/10.1007\/s11265-015-0989-1","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3,24]]}}}