{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T00:39:30Z","timestamp":1648514370285},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2015,3,26]],"date-time":"2015-03-26T00:00:00Z","timestamp":1427328000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1007\/s11265-015-0991-7","type":"journal-article","created":{"date-parts":[[2015,3,25]],"date-time":"2015-03-25T00:53:30Z","timestamp":1427244810000},"page":"163-180","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Times Square \u2013 Marriage of Real-Time and Logical-Time in GALS and Synchronous Languages"],"prefix":"10.1007","volume":"84","author":[{"given":"Heejong","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenmin","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avinash","family":"Malik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zoran","family":"Salcic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,3,26]]},"reference":[{"key":"991_CR1","unstructured":"After the successful use of SCADE on the A340, AIRBUS adopted it for several A380 projects. http:\/\/www.esterel-technologies.com\/success-stories\/airbus\/ ."},{"key":"991_CR2","unstructured":"JSR 302: Safety Critical Java Technology. http:\/\/jcp.org\/en\/jsr\/detail?id=302 ."},{"key":"991_CR3","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1016\/0304-3975(94)90010-8","volume":"126","author":"R Alur","year":"1994","unstructured":"Alur, R., & Dill, D.L. (1994). A theory of timed automata. Theoretical Computer Science, 126, 183\u2013235.","journal-title":"Theoretical Computer Science"},{"key":"991_CR4","unstructured":"Barry, R. (2009). Using the FreeRTOS real time kernel: a practical guide. Real Time Engineers Limited."},{"key":"991_CR5","first-page":"200","volume-title":"International school on formal methods for the design of computer, communication, and software systems, SFM-RT 2004. Revised Lectures, Lecture Notes in Computer Science, vol. 3185","author":"G Behrmann","year":"2004","unstructured":"Behrmann, G., David, A., & Larsen, K.G. (2004). A tutorial on uppaal In M. Bernardo, & F. Corradini (Eds.), International school on formal methods for the design of computer, communication, and software systems, SFM-RT 2004. Revised Lectures, Lecture Notes in Computer Science, vol. 3185, (pp. 200\u2013237). Berlin: Springer. http:\/\/doc.utwente.nl\/51010\/ ."},{"key":"991_CR6","doi-asserted-by":"crossref","unstructured":"Berry, G. (1993). The semantics of pure esterel. citeseer.ist.psu.edu\/berry93semantics.html .","DOI":"10.1007\/978-3-662-02880-3_12"},{"key":"991_CR7","first-page":"110","volume-title":"Correct hardware design and verification methods, lecture notes in computer science, vol. 2144","author":"G Berry","year":"2001","unstructured":"Berry, G., & Sentovich, E. (2001). Multiclock Esterel. In T. Margaria, & T. Melham (Eds.), Correct hardware design and verification methods, lecture notes in computer science, vol. 2144. (pp. 110\u2013125). Berlin: Springer. doi: 10.1007\/3-540-44798-9_10 ."},{"key":"991_CR8","doi-asserted-by":"crossref","unstructured":"Bertin, V., Poize, M., Pulou, J., & Sifakis, J. (2000). Towards validated real-time software. In Proceedings of the 12th Euromicro conference on Real-time systems, Euromicro-RTS\u201900 (pp. 157\u2013164). Washington.","DOI":"10.1109\/EMRTS.2000.854003"},{"issue":"4","key":"991_CR9","first-page":"65","volume":"203","author":"M Boldt","year":"2008","unstructured":"Boldt, M., Traulsen, C., & von Hanxleden, R. (2008). Worst case reaction time analysis of concurrent reactive programs. ENTCS, 203(4), 65\u201379.","journal-title":"ENTCS"},{"key":"991_CR10","unstructured":"Bourke, T., & Sowmya, A. (2010) In Benveniste, A., Edwards, S. A., Lee, E., Schneider, K., & von Hanxleden, R. (Eds.), Delays in Esterel, (pp. 55\u201384). Dagstuhl: Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik."},{"key":"991_CR11","unstructured":"Chen, R., Wang, Y., & Shao, Z. (2013). DHeating: Dispersed heating repair for self-healing NAND flash memory. In Proceedings of the Ninth IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, CODES+ISSS \u201913 (pp. 7:1\u20137:10). Piscataway: IEEE Press. http:\/\/dl.acm.org\/citation.cfm?id=2555692.2555699 ."},{"key":"991_CR12","unstructured":"Hoare, C.A.R. (1985). Communicating sequential processes. Prentice Hall."},{"key":"991_CR13","unstructured":"Li, Z., Malik, A., & Salcic, Z. (2014). TACO: A scalable framework for timing analysis and code optimization of synchronous programs. In International Workshop on Embedded and Multi-core Systems and Applications (IWMSA). Chongqing."},{"key":"991_CR14","first-page":"795","volume-title":"Extending synchronous languages for generating abstract real-time models. DATE \u201902","author":"G Logothetis","year":"2002","unstructured":"Logothetis, G., & Schneider, K. (2002). Extending synchronous languages for generating abstract real-time models. DATE \u201902, (pp. 795\u2013802). Washington: IEEE Computer Society."},{"issue":"4","key":"991_CR15","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1145\/2362336.2362344","volume":"11","author":"A Malik","year":"2012","unstructured":"Malik, A., Salcic, Z., Chong, C., & Javed, S. (2012). System-level approach to the design of a smart distributed surveillance system using systemj. ACM Transactions Embedded Computer Systems, 11(4), 77.","journal-title":"ACM Transactions Embedded Computer Systems"},{"issue":"4","key":"991_CR16","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1016\/j.cl.2010.01.001","volume":"36","author":"A Malik","year":"2010","unstructured":"Malik, A., Salcic, Z., Roop, P.S., & Girault, A. (2010). SystemJ: A GALS language for system level design. Elsevier Journal of Computer Languages, Systems and Structures, 36(4), 317\u2013344.","journal-title":"Elsevier Journal of Computer Languages, Systems and Structures"},{"key":"991_CR17","doi-asserted-by":"crossref","unstructured":"Park, H., Salcic, Z., Wang, K.I.K., Atmojo, U.D., Sun, W.T., & Malik, A. (2013). A new design paradigm for designing reactive pervasive concurrent systems with an ambient intelligence example. In ISPA, 2013 IEEE 11th International Symposium. Melbourne.","DOI":"10.1109\/TrustCom.2013.143"},{"key":"991_CR18","volume-title":"Compiling esterel","author":"D Potop-Butucaru","year":"2007","unstructured":"Potop-Butucaru, D., Edwards, S.A., & Berry, G. (2007). Compiling esterel. USA: Springer."},{"key":"991_CR19","doi-asserted-by":"crossref","unstructured":"Qin, Z., Wang, Y., Liu, D., & Shao, Z. (2010). Demand-based block-level address mapping in large-scale NAND flash storage systems. In Proceedings of the Eighth IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, CODES\/ISSS \u201910, (pp. 173\u2013182). New York: ACM. doi: 10.1145\/1878961.1878991 .","DOI":"10.1145\/1878961.1878991"},{"issue":"1s","key":"991_CR20","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1145\/2435227.2435254","volume":"12","author":"Z Salcic","year":"2013","unstructured":"Salcic, Z., & Malik, A. (2013). GALS-HMP: A heterogeneous multiprocessor for embedded applications. ACM Transactions Embedded Computer Systems, 12(1s), 58. doi: 10.1145\/2435227.2435254 .","journal-title":"ACM Transactions Embedded Computer Systems"},{"key":"991_CR21","volume-title":"Concurrent and real time systems: The CSP approach","author":"S Schneider","year":"1999","unstructured":"Schneider, S. (1999). Concurrent and real time systems: The CSP approach, 1st edn. New York: Wiley.","edition":"1"},{"key":"991_CR22","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1016\/j.sysarc.2007.06.001","volume":"54\/1\u20132","author":"M Schoeberl","year":"2008","unstructured":"Schoeberl, M. (2008). A java processor architecture for embedded real-time systems. Journal of Systems Architecture, 54\/1\u20132, 265\u2013286.","journal-title":"Journal of Systems Architecture"},{"key":"991_CR23","unstructured":"Shyamasundar, R.K. (1994). Programming dynamic real-time systems in CRP. In Proceedings of the CSA Jubilee Workshop on Computing and Intelligent Systems (pp. 76\u201389). Tata-McGraw Hill Publishing Co."},{"issue":"1","key":"991_CR24","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/JPROC.2002.805820","volume":"91","author":"J Sifakis","year":"2003","unstructured":"Sifakis, J., Tripakis, S., & Yovine, S. (2003). Building models of real-time systems from application software. Proceedings of the IEEE, 91(1), 100\u2013111.","journal-title":"Proceedings of the IEEE"},{"key":"991_CR25","doi-asserted-by":"crossref","unstructured":"Singh, N.K., Wellings, A., & Cavalcanti, A. (2012). The Cardiac Pacemaker Case Study and Its Implementation in Safety-critical Java and Ravenscar Ada. In Proceedings of the 10th International Workshop on Java Technologies for Real-time and Embedded Systems, JTRES \u201912, (pp. 62\u201371). New York: ACM. doi: 10.1145\/2388936.2388948 .","DOI":"10.1145\/2388936.2388948"},{"issue":"3","key":"991_CR26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1347375.1347389","volume":"7","author":"R Wilhelm","year":"2008","unstructured":"Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., & Stenstr\u00f6m, P. (2008). The worst-case execution-time problem\u2014overview of methods and survey of tools. Transactions on Embedded Computing System, 7(3), 1\u201353. doi: 10.1145\/1347375.1347389 .","journal-title":"Transactions on Embedded Computing System"},{"key":"991_CR27","doi-asserted-by":"crossref","unstructured":"Zhang, C., Wang, Y., Wang, T., Chen, R., Liu, D., & Shao, Z. (2014). Deterministic crash recovery for NAND flash based storage systems. In Proceedings of the 51st Annual Design Automation Conference, DAC \u201914 (pp. 148:1\u2013148:6). New York: ACM. doi: 10.1145\/2593069.2593124 .","DOI":"10.1145\/2593069.2593124"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-0991-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-015-0991-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-0991-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T06:51:55Z","timestamp":1566456715000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-015-0991-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3,26]]},"references-count":27,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2016,7]]}},"alternative-id":["991"],"URL":"https:\/\/doi.org\/10.1007\/s11265-015-0991-7","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3,26]]}}}