{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T23:44:01Z","timestamp":1705535041821},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2015,6,30]],"date-time":"2015-06-30T00:00:00Z","timestamp":1435622400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1007\/s11265-015-1015-3","type":"journal-article","created":{"date-parts":[[2015,6,29]],"date-time":"2015-06-29T05:32:03Z","timestamp":1435555923000},"page":"139-150","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["PUMA: From Simultaneous to Parallel for Shared Memory System in Multi-core"],"prefix":"10.1007","volume":"84","author":[{"given":"Gangyong","family":"Jia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong","family":"Dai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,6,30]]},"reference":[{"key":"1015_CR1","doi-asserted-by":"crossref","unstructured":"Kim, Y., Papamicheal, M., & Mutlu, O. (2010). Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior. In MICRO-43.","DOI":"10.1109\/MICRO.2010.51"},{"key":"1015_CR2","unstructured":"Kim, Y., & et al. (2010). ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers. In HPCA-16."},{"key":"1015_CR3","doi-asserted-by":"crossref","unstructured":"Mutlu, O., & Moscibroda, T. (2008). Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems. In ISCA-35.","DOI":"10.1145\/1394608.1382128"},{"key":"1015_CR4","unstructured":"Moscibroda, T., & Mutlu, O. (2007). Memory performance attacks: Denial of memory service in multi-core systems. In USENIX Security."},{"key":"1015_CR5","doi-asserted-by":"crossref","unstructured":"Mutlu, O., & Moscibroda, T. (2007). Stall-time fair memory access scheduling for chip multiprocessors. In MICRO-40.","DOI":"10.1109\/MICRO.2007.21"},{"key":"1015_CR6","unstructured":"Prashanth, S., & et al. (2011). Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning. In Micro-44."},{"key":"1015_CR7","doi-asserted-by":"crossref","unstructured":"Ausavarungnirun, R., & et al. (2012). Staged memory scheduling: Achieving high performance and scalability in heterogeneous systems. In ISCA.","DOI":"10.1109\/ISCA.2012.6237036"},{"key":"1015_CR8","doi-asserted-by":"crossref","unstructured":"Nesbit, K.J., & et al. (2006). Fair queuing memory systems. In MICRO.","DOI":"10.1109\/MICRO.2006.24"},{"key":"1015_CR9","doi-asserted-by":"crossref","unstructured":"Jeong, M.K., & et al. (2012). Balancing DRAM locality and parallelism in shared memory CMP systems. In HPCA.","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"1015_CR10","doi-asserted-by":"crossref","unstructured":"Ebrahimi, E., & et al. (2010). Fairness via source throttling: A configurable and high-performance fairness substrate for multi-core memory systems. In ASPLOS.","DOI":"10.1145\/1736020.1736058"},{"key":"1015_CR11","doi-asserted-by":"crossref","unstructured":"Deng, Q., Meisner, D., Ramos, L., Wenisch, T.F., & Bianchini, R. (2011). MemScale: Active Low-Power Modes for Main Memory. In ASPLOS.","DOI":"10.1145\/1950365.1950392"},{"key":"1015_CR12","doi-asserted-by":"crossref","unstructured":"Cho, S., & Jin, L. (2006). Managing Distributed, shared L2 Caches through OS-Level page Allocation. In MICRO-39.","DOI":"10.1109\/MICRO.2006.31"},{"key":"1015_CR13","doi-asserted-by":"crossref","unstructured":"Zhuravlev, S., Blagodurov, S., & Fedorova, A. (2010). Addressing shared resource contention in multicore processors via scheduling. In ASPLOS - XV.","DOI":"10.1145\/1736020.1736036"},{"key":"1015_CR14","doi-asserted-by":"crossref","unstructured":"Dhiman, G., Marchetti, G., & Rosing, T. vGreen: a System for Energy Efficient Computing in Virtualized Environments. In Proceedings of International Symposium on Low Power Electronics and Design. In ISLPED-2009.","DOI":"10.1145\/1594233.1594292"},{"key":"1015_CR15","doi-asserted-by":"crossref","unstructured":"Knauerhase, R., Brett, P., Hohlt, B., Li, T., & Hahn, S. (2008). Using OS Observations to Improve Performance in Multicore Systems. In Micro- 41.","DOI":"10.1109\/MM.2008.48"},{"issue":"11","key":"1015_CR16","doi-asserted-by":"crossref","first-page":"1133","DOI":"10.1109\/12.966491","volume":"50","author":"V Cuppu","year":"2001","unstructured":"Cuppu, V., Jacob, B., Davis, B., & Mudge, T. (2001). High-performance drams in workstation environments. IEEE Transactions on Computer, 50(11), 1133\u20131153.","journal-title":"IEEE Transactions on Computer"},{"key":"1015_CR17","unstructured":"Davis, B. (2001). Modern dram architectures. Ph.D. thesis, Department of Computer Science and Engineering, University of Michigan."},{"key":"1015_CR18","doi-asserted-by":"crossref","unstructured":"Sudan, K., Chatterjee, N., Nellans, D., Awasthi, M., Balasubramonian, R., & Davis, A. Micro- Pages: Increasing DRAM Efficiency with Locality- Aware. In ASPLOS- 2010.","DOI":"10.1145\/1736020.1736045"},{"key":"1015_CR19","unstructured":"Avadh, P., & et al. (2011). MARSSx86: a full system simulator for x86 CPUs. In DAC."},{"key":"1015_CR20","doi-asserted-by":"crossref","unstructured":"Liu, L., Cui, Z., Xing, M., Bao, Y., Chen, M., & Wu, C (2012). A Software Memory Partition Approach for Eliminating Bank-level Interference in Multicore Systems. In PACT\u201912.","DOI":"10.1145\/2370816.2370869"},{"key":"1015_CR21","unstructured":"Kopytov, A. (2004). SysBench: a system performance benchmark. http:\/\/sysbench.sourceforge.net\/index.html ."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-1015-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-015-1015-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-1015-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,27]],"date-time":"2019-08-27T19:52:56Z","timestamp":1566935576000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-015-1015-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,30]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2016,7]]}},"alternative-id":["1015"],"URL":"https:\/\/doi.org\/10.1007\/s11265-015-1015-3","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6,30]]}}}