{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T05:38:07Z","timestamp":1777527487375,"version":"3.51.4"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2015,8,15]],"date-time":"2015-08-15T00:00:00Z","timestamp":1439596800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1007\/s11265-015-1026-0","type":"journal-article","created":{"date-parts":[[2015,8,14]],"date-time":"2015-08-14T05:32:09Z","timestamp":1439530329000},"page":"143-165","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["Automated Design Flow for Multi-Functional Dataflow-Based Platforms"],"prefix":"10.1007","volume":"85","author":[{"given":"Carlo","family":"Sau","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Meloni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luigi","family":"Raffo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesca","family":"Palumbo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Endri","family":"Bezati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simone","family":"Casale-Brunet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Mattavelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,8,15]]},"reference":[{"key":"1026_CR1","doi-asserted-by":"crossref","unstructured":"Bhattacharyya, S.S., Eker, J., Janneck, J.W., Lucarz, C., Mattavelli, M., & Raulet, M. Overview of the mpeg reconfigurable video coding framework. Journal of Signal Processing Systems, 63(2).","DOI":"10.1007\/s11265-009-0399-3"},{"key":"1026_CR2","unstructured":"ISO\/IEC 23001-4 (2009).MPEG systems tech.\u2014Part 4: Codec configuration representation."},{"key":"1026_CR3","unstructured":"Eker, J., & Janneck, J. CAL Language Report (ERL Technical Memo UCB\/ERL M03\/48)."},{"issue":"1-2","key":"1026_CR4","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1007\/s11265-006-7512-7","volume":"44","author":"S Carta","year":"2006","unstructured":"Carta, S., Pani, S., & Raffo, L. (2006). Reconfigurable coprocessor for multimedia application domain. Journal of VLSI Signal Processing Systems, 44(1-2), 135\u2013152.","journal-title":"Journal of VLSI Signal Processing Systems"},{"key":"1026_CR5","unstructured":"Kumar, V., & Lach, J. (2006). Highly flexible multimode digital signal processing systems using adaptable components and controllers, EURASIP Jrnl. Applied Signal Proc."},{"key":"1026_CR6","unstructured":"Sau, C., Raffo, L., Palumbo, F., Bezati, E., Casale-Brunet, S., & Mattavelli, M. (2014). Automated design flow for coarse-grained reconfigurable platforms: An rvc-cal multi-standard decoder use-case. In 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV), IEEE (pp. 59\u201366)."},{"key":"1026_CR7","doi-asserted-by":"crossref","unstructured":"Dennis, J.B. (1974). First version of a data flow procedure language. In Symposium on Programming (pp. 362\u2013376).","DOI":"10.1007\/3-540-06859-7_145"},{"key":"1026_CR8","unstructured":"Kahn, G. (1974). The semantics of simple language for parallel programming. In IFIP Congress (pp. 471\u2013475)."},{"key":"1026_CR9","doi-asserted-by":"crossref","unstructured":"Lee, E.A., & Messerschmitt, D.G. Static scheduling of synchronous data flow programs for digital signal processing. IEEE Transactions on Computers, 36(1).","DOI":"10.1109\/TC.1987.5009446"},{"issue":"5","key":"1026_CR10","doi-asserted-by":"crossref","first-page":"773","DOI":"10.1109\/5.381846","volume":"83","author":"E Lee","year":"1995","unstructured":"Lee, E., & Parks, T. (1995). Dataflow process networks. Proceedings of the IEEE, 83(5), 773 \u2013801.","journal-title":"Proceedings of the IEEE"},{"key":"1026_CR11","unstructured":"Casale-Brunet, S., Mattavelli, M., Elguindy, A., Bezati, E., Thavot, R., Roquier, G., & Janneck, J.. Methods to explore design space for MPEG RMC codec specifications, Jrnl. of Signal Proc. Image Communication: Elsevier."},{"key":"1026_CR12","doi-asserted-by":"crossref","unstructured":"Dutt, N.D., & Mishra, P. Architecture description languages for programmable embedded systems. IEE Proc. Computers and Digital Techniques, 152(3).","DOI":"10.1049\/ip-cdt:20045071"},{"key":"1026_CR13","doi-asserted-by":"crossref","unstructured":"R\u00e1kossy, Z.E., Aponte, A.A., & Chattopadhyay, A. (2013). Exploiting architecture description language for diverse IP synthesis in heterogeneous mpsoc. In Conf. on Reconfigurable Computing and FPGAs (ReConFig) (pp. 1\u20136).","DOI":"10.1109\/ReConFig.2013.6732287"},{"key":"1026_CR14","unstructured":"Bezati, E., Casale-Brunet, S., Mattavelli, M., & Janneck, J. (2013). Synthesis and optimization of high-level stream programs. In Electronic System Level Synthesis Conf. (pp. 1\u20136)."},{"key":"1026_CR15","unstructured":"Wipliez, M., Siret, N., Carta, N., Palumbo, F., & Raffo, L. Design ip faster: Introducing the c high-level language, IP-SOC: IP-Embedded System Conference and Exhibition."},{"key":"1026_CR16","unstructured":"Vivado design suite, http:\/\/www.xilinx.com\/products\/design-tools\/vivado\/ ."},{"key":"1026_CR17","unstructured":"Automated generation of hardware accelerators with direct memory access from ansi\/iso standard c functions, http:\/\/www.altera.com\/support\/ip\/processors\/nios2\/ips-nios2_support.html ."},{"issue":"2","key":"1026_CR18","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1023\/A:1015341305426","volume":"31","author":"R Schreiber","year":"2002","unstructured":"Schreiber, R., & et al. (2002). PICO-NPA: high-level synthesis of nonprogrammable hardware accelerators. Journal of VLSI Signal Processing, 31(2), 127\u2013142.","journal-title":"Journal of VLSI Signal Processing"},{"key":"1026_CR19","doi-asserted-by":"publisher","unstructured":"Bond, B., Hammil, K., Litchev, L., & Singh, S. (2010). FPGA circuit synthesis of accelerator data-parallel programs. In 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), IEEE. doi: 10.1109\/FCCM.2010.51 .","DOI":"10.1109\/FCCM.2010.51"},{"key":"1026_CR20","doi-asserted-by":"crossref","unstructured":"Rutten, M.J., Gangwal, O.P., van Eijndhoven, J.T.J., Jaspers, E.G.T., & Pol, E.D. (2004). Application design trajectory towards reusable coprocessors MPEG case study. In Proceedings of the 2002 2nd Workshop on Embedded Systems for Real-Time Multimedia, ESTImedia 2004, September 6-7, Stockholm, Sweden (pp. 33\u201338).","DOI":"10.1109\/ESTMED.2004.1359699"},{"key":"1026_CR21","doi-asserted-by":"publisher","unstructured":"Oh, H., & Ha, S. (1999). A hardware-software cosynthesis technique based on heterogeneous multiprocessor scheduling. In Proceedings of the Seventh International Workshop on Hardware\/Software Codesign, CODES 1999, Rome, Italy, 1999. doi: 10.1145\/301177.301524 (pp. 183\u2013187).","DOI":"10.1145\/301177.301524"},{"key":"1026_CR22","doi-asserted-by":"publisher","unstructured":"Kumar, A., Fernando, S., Ha, Y., Mesman, B., & Corporaal, H. Multiprocessor systems synthesis for multiple use-cases of multiple applications on FPGA. ACM Transactions on Design Automation of Electronic Systems, 13(3). doi: 10.1145\/1367045.1367049 .","DOI":"10.1145\/1367045.1367049"},{"issue":"2","key":"1026_CR23","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1007\/s10617-012-9102-1","volume":"17","author":"S Wildermann","year":"2013","unstructured":"Wildermann, S., Reimann, F., Ziener, D., & Teich, J. (2013). Symbolic system-level design methodology for multi-mode reconfigurable systems. Design Automation for Embedded Systems, 17(2), 343\u2013375. doi: 10.1007\/s10617-012-9102-1 .","journal-title":"Design Automation for Embedded Systems"},{"key":"1026_CR24","unstructured":"Open rvc-cal compiler (orcc), http:\/\/orcc.sourceforge.net\/ ."},{"key":"1026_CR25","doi-asserted-by":"crossref","unstructured":"Palumbo, F., Pani, D., Manca, E., Raffo, L., Mattavelli, M., & Roquier, G. (2010). Rvc: A multi-decoder cal composer tool. In Conf. on Design and Architectures for Signal and Image Proc. (pp. 144\u2013151).","DOI":"10.1109\/DASIP.2010.5706258"},{"key":"1026_CR26","doi-asserted-by":"crossref","unstructured":"Palumbo, F., Carta, N., & Raffo, L. (2011). The multi-dataflow composer tool: A runtime reconfigurable hdl platform composer. In Conf. on Design and Architectures for Signal and Image Proc. (pp. 178\u2013185).","DOI":"10.1109\/DASIP.2011.6136876"},{"key":"1026_CR27","doi-asserted-by":"publisher","unstructured":"Palumbo, F., Carta, N., Pani, D., & Meloni, P. (2012). The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms, Jrnl. of Real-Time Image Proc. doi: 10.1007\/s11554-012-0284-3 .","DOI":"10.1007\/s11554-012-0284-3"},{"key":"1026_CR28","doi-asserted-by":"publisher","unstructured":"Casale-Brunet, S., Mattavelli, M., & Janneck, J. (2013). Buffer optimization based on critical path analysis of a dataflow program design. In 2013 IEEE International Symposium on Circuits and Systems (ISCAS). doi: 10.1109\/ISCAS.2013.6572113 (pp. 1384\u20131387).","DOI":"10.1109\/ISCAS.2013.6572113"},{"key":"1026_CR29","unstructured":"TURNUS, http:\/\/www.turnus.co and http:\/\/github.com\/turnus (Last checked: October 2014)."},{"key":"1026_CR30","unstructured":"Casale-Brunet, S., Alberti, C., Mattavelli, M., & Janneck, J. Turnus: a unified dataflow design space exploration framework for heterogeneous parallel systems. In 2013 Conference on Design and Archtictures for Signal and Image Processing (DASIP), Cagliari, Italy."},{"key":"1026_CR31","doi-asserted-by":"crossref","unstructured":"Janneck, J., Miller, I., & Parlour, D. (2008). Profiling dataflow programs. In Proceedings of the IEEE International Conf. on Multimedia and Expo (pp. 1065\u20131068).","DOI":"10.1109\/ICME.2008.4607622"},{"issue":"5","key":"1026_CR32","doi-asserted-by":"crossref","first-page":"673","DOI":"10.1109\/TCSVT.2005.846414","volume":"15","author":"M Ravasi","year":"2005","unstructured":"Ravasi, M., & Mattavelli, M. (2005). High-abstraction level complexity analysis and memory architecture simulations of multimedia algorithms. IEEE Transactions on Circuits and Systems for Video Technology, 15(5), 673\u2013684.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1026_CR33","doi-asserted-by":"crossref","unstructured":"Casale-Brunet, S., Mattavelli, M., & Janneck, J. (2012). Profiling of dataflow programs using post mortem causation traces. In 2012 IEEE Workshop on Signal Processing Systems (SiPS) (pp. 220\u2013225).","DOI":"10.1109\/SiPS.2012.54"},{"key":"1026_CR34","doi-asserted-by":"crossref","unstructured":"Bhattacharyya, S., Deprettere, E., & Theelen, B. (2013). Dynamic dataflow graphs. In Handbook of Signal Processing Systems (pp. 905\u2013944): Springer.","DOI":"10.1007\/978-1-4614-6859-2_28"},{"key":"1026_CR35","unstructured":"K. Ravindran. Task allocation and scheduling of concurrent applications to multiprocessor systems, Ph.D. thesis, EECS Department, University of California, Berkeley (Dec 2007)."},{"key":"1026_CR36","doi-asserted-by":"crossref","unstructured":"Gross, J., & Yellen, J. (2005). Graph theory and its applications, Second Edition (Discrete mathematics and its applications): Chapman & Hall\/CRC.","DOI":"10.1201\/9781420057140"},{"key":"1026_CR37","doi-asserted-by":"crossref","unstructured":"Brunet, S.C., Bezati, E., Mattavelli, M., Canale, M., & Janneck, J.W. (2014). Execution trace graph analysis of dataflow programs: bounded buffer scheduling and deadlock recovery using model predictive control. In 2014 Conference on Design and Architectures for Signal and Image Processing (DASIP), Madrid, Spain, October, 2014.","DOI":"10.1109\/DASIP.2014.7115623"},{"key":"1026_CR38","doi-asserted-by":"publisher","unstructured":"Rahman, A.A.H.A, Brunet, S.C., Alberti, C., & Mattavelli, M. (2014). A methodology for optimizing buffer sizes of dynamic dataflow fpgas implementations. In IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP 2014, Florence, Italy, May 4-9, 2014. doi: 10.1109\/ICASSP.2014.6854554 (pp. 5003\u20135007).","DOI":"10.1109\/ICASSP.2014.6854554"},{"key":"1026_CR39","doi-asserted-by":"crossref","unstructured":"Janneck, J., Miller, I., Parlour, D., Roquier, G., Wipliez, M., & Raulet, M. Synthesizing hardware from dataflow programs: an MPEG-4 simple profile decoder case study. Journal of Signal Processing Systems, 63(2), 241\u2013249.","DOI":"10.1007\/s11265-009-0397-5"},{"key":"1026_CR40","doi-asserted-by":"crossref","unstructured":"Palumbo, F., Sau, C., & Raffo, L. (2013). Dse and profiling of multi-context coarse-grained reconfigurable systems. In 2013 8th International Symposium on Image and Signal Processing and Analysis (ISPA), IEEE (pp. 744\u2013749).","DOI":"10.1109\/ISPA.2013.6703836"},{"key":"1026_CR41","unstructured":"Independent jpeg group, http:\/\/www.ijg.org\/ ."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-1026-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-015-1026-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-1026-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,20]],"date-time":"2022-05-20T12:08:36Z","timestamp":1653048516000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-015-1026-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8,15]]},"references-count":41,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2016,10]]}},"alternative-id":["1026"],"URL":"https:\/\/doi.org\/10.1007\/s11265-015-1026-0","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8,15]]}}}