{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,14]],"date-time":"2024-06-14T10:29:42Z","timestamp":1718360982587},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2015,9,21]],"date-time":"2015-09-21T00:00:00Z","timestamp":1442793600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1007\/s11265-015-1037-x","type":"journal-article","created":{"date-parts":[[2015,9,20]],"date-time":"2015-09-20T22:13:53Z","timestamp":1442787233000},"page":"197-210","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Framework for Digital Filter Design Optimization (DiFiDOT) using MCM Based Register Minimization Retiming for Noise Removal ECG Filters"],"prefix":"10.1007","volume":"84","author":[{"given":"Deepa","family":"Yagain","sequence":"first","affiliation":[]},{"given":"VijayaKrishna","family":"A","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,9,21]]},"reference":[{"key":"1037_CR1","doi-asserted-by":"crossref","unstructured":"Leiserson, C. E., Rose, F. M., & Saxe, J.B. (1983). Optimizing synchronous circuitry by retiming (preliminary version). In Third Caltech conference on very large scale integration (pp. 87\u2013116). Springer.","DOI":"10.1007\/978-3-642-95432-0_7"},{"key":"1037_CR2","doi-asserted-by":"crossref","unstructured":"Dey, S., Potkonjak, M., & Rothweiler, S. G. (1992). Performance optimization of sequential circuits by eliminating retiming bottlenecks. In 1992 IEEE\/ACM international conference on computer-aided design, 1992. ICCAD-92. Digest of technical papers (pp. 504\u2013509). IEEE.","DOI":"10.1109\/ICCAD.1992.279320"},{"key":"1037_CR3","doi-asserted-by":"crossref","unstructured":"Simon, S., Bernard, E., Sauer, M., & Nossek, J. A. (1994). A new retiming algorithm for circuit design. In 1994 IEEE international symposium on circuits and systems, 1994. ISCAS\u201994 (Vol. 4, pp. 35\u201338). IEEE.","DOI":"10.1109\/ISCAS.1994.409190"},{"issue":"1","key":"1037_CR4","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/92.661250","volume":"6","author":"N Maheshwari","year":"1998","unstructured":"Maheshwari, N., & Sapatnekar, S. (1998). Efficient retiming of large circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 6(1), 74\u201383.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"5","key":"1037_CR5","doi-asserted-by":"crossref","first-page":"621","DOI":"10.1109\/43.759078","volume":"18","author":"ST Chakradhar","year":"1999","unstructured":"Chakradhar, S. T., & Dey, S. (1999). Resynthesis and retiming for optimum partial scan. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(5), 621\u2013630.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1037_CR6","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1016\/j.swevo.2014.10.004","volume":"20","author":"Deepa Yagain","year":"2015","unstructured":"Yagain, Deepa, & Vijayakrishna, A. (2015). A novel framework for retiming using evolutionary computation for high level synthesis of digital filters. Swarm and Evolutionary Computation, 20, 37\u201347.","journal-title":"Swarm and Evolutionary Computation"},{"key":"1037_CR7","doi-asserted-by":"crossref","unstructured":"El-Maleh, A. H., & Osais, Y. E. (2001). A retiming-based test pattern generator design for built-in self test of data path architectures. In The 2001 IEEE international symposium on circuits and systems, 2001. ISCAS 2001 (Vol. 4, pp. 550\u2013553). IEEE.","DOI":"10.1109\/ISCAS.2001.922296"},{"issue":"1","key":"1037_CR8","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1016\/S0167-9260(99)00021-8","volume":"29","author":"A Tabbara","year":"2000","unstructured":"Tabbara, A., Tabbara, B., Brayton, R. K., & Newton, A. R. (2000). Integration of retiming with architectural floorplanning. The VLSI Journal of Integration, 29(1), 25\u201343.","journal-title":"The VLSI Journal of Integration"},{"key":"1037_CR9","doi-asserted-by":"crossref","unstructured":"Young, C., & Jones, D. L. (1991). Area-efficient vlsi implementation of fir digital filters using shifted partial products. In Conference record of the twenty-fifth Asilomar conference on signals, systems and computers, 1991 (pp. 398\u2013402). IEEE.","DOI":"10.1109\/ACSSC.1991.186480"},{"issue":"3","key":"1037_CR10","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1049\/ip-g-2.1991.0066","volume":"138","author":"D Bull","year":"1991","unstructured":"Bull, D., & Horrocks, D. (1991). Primitive operator digital filters. IEE Proceedings G (Circuits, Devices and Systems), 138(3), 401\u2013412.","journal-title":"IEE Proceedings G (Circuits, Devices and Systems)"},{"issue":"9","key":"1037_CR11","doi-asserted-by":"crossref","first-page":"569","DOI":"10.1109\/82.466647","volume":"42","author":"AG Dempster","year":"1995","unstructured":"Dempster, A. G., & Macleod, M. D. (1995). Use of minimum-adder multiplier blocks in fir digital filters. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 42(9), 569\u2013577.","journal-title":"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"},{"issue":"10","key":"1037_CR12","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/82.539000","volume":"43","author":"RI Hartley","year":"1996","unstructured":"Hartley, R. I. (1996). Subexpression sharing in filters using canonic signed digit multipliers. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 43(10), 677\u2013688.","journal-title":"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"},{"issue":"1","key":"1037_CR13","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/43.739059","volume":"18","author":"R Pasko","year":"1999","unstructured":"Pasko, R., Schaumont, P., Derudder, V., Vernalde, S., & Durackova, D. (1999). A new algorithm for elimination of common subexpressions. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(1), 58\u201368.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"3","key":"1037_CR14","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1023\/A:1008125221674","volume":"22","author":"A Yurdakul","year":"1999","unstructured":"Yurdakul, A., & D\u00fcndar, G. (1999). Multiplierless realization of linear dsp transforms by using common two-term expressions. Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology, 22(3), 163\u2013172.","journal-title":"Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology"},{"issue":"5","key":"1037_CR15","doi-asserted-by":"crossref","first-page":"407","DOI":"10.1049\/ip-cds:19941191","volume":"141","author":"AG Dempster","year":"1994","unstructured":"Dempster, A. G., & Macleod, M. D. (1994). Constant integer multiplication using minimum adders. Devices and Systems of IEEE Proceedings-Circuits, 141(5), 407\u2013413.","journal-title":"Devices and Systems of IEEE Proceedings-Circuits"},{"key":"1037_CR16","doi-asserted-by":"crossref","unstructured":"Flores, P., Monteiro, J., & Costa, E (2005). An exact algorithm for the maximal sharing of partial terms in multiple constant multiplications. In IEEE\/ACM international conference on computer-aided design, 2005. ICCAD-2005 (pp. 13\u201316). IEEE.","DOI":"10.1109\/ICCAD.2005.1560032"},{"key":"1037_CR17","doi-asserted-by":"crossref","unstructured":"Aksoy, L., Costa, E., Flores, P., & Monteiro, J. (2006). Optimization of area under a delay constraint in digital filter synthesis using sat-based integer linear programming. In Proceedings of the 43rd annual design automation conference (pp. 669\u2013674). ACM.","DOI":"10.1109\/DAC.2006.229313"},{"issue":"1","key":"1037_CR18","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1109\/78.482026","volume":"44","author":"NL Passos","year":"1996","unstructured":"Passos, N. L., Sha, E.-M., & Bass, S. C. (1996). Optimizing dsp flow graphs via schedule-based multidimensional retiming. IEEE Transactions on Signal Processing, 44(1), 150\u2013155.","journal-title":"IEEE Transactions on Signal Processing"},{"key":"1037_CR19","doi-asserted-by":"crossref","unstructured":"Yagain, D., & Krishna, A V (2014). Design of synthesizable, retimed digital filters using FPGA based path solvers with MCM approach: comparison and CAD tool. In VLSI design journal (Vol. 2014). Hindawi Publishing Corp.","DOI":"10.1155\/2014\/280701"},{"issue":"6","key":"1037_CR20","doi-asserted-by":"crossref","first-page":"1013","DOI":"10.1109\/TCAD.2008.923242","volume":"27","author":"L Aksoy","year":"2008","unstructured":"Aksoy, L., Da Costa, E., Flores, P., & Monteiro, J. (2008). Exact and approximate algorithms for the optimization of area and delay in multiple constant multiplications. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 27(6), 1013\u20131026.","journal-title":"Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on"},{"key":"1037_CR21","doi-asserted-by":"crossref","unstructured":"Ho, Y.-H. A., Lei, C.-U., Kwan, H.-K., & Wong, N. (2008). Global optimization of common subexpressions for multiplierless synthesis of multiple constant multiplications. In Proceedings of the 2008 Asia and South Pacific design automation conference (pp. 119\u2013124). IEEE Computer Society Press.","DOI":"10.1109\/ASPDAC.2008.4483924"},{"key":"1037_CR22","doi-asserted-by":"crossref","unstructured":"Aksoy, L., Gunes, E. O., & Flores, P. (2008). An exact breadth-first search algorithm for the multiple constant multiplications problem. In NORCHIP, 2008 (pp. 41\u201346). IEEE.","DOI":"10.1109\/NORCHP.2008.4738280"},{"issue":"2","key":"1037_CR23","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1145\/1240233.1240234","volume":"3","author":"Y Voronenko","year":"2007","unstructured":"Voronenko, Y., & P\u00fcschel, M. (2007). Multiplierless multiple constant multiplication. ACM Transactions on Algorithms (TALG), 3(2), 11.","journal-title":"ACM Transactions on Algorithms (TALG)"},{"issue":"4","key":"1037_CR24","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., & Zhang, Z. (2011). High-level synthesis for fpgas: from prototyping to deployment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30(4), 473\u2013491.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1037_CR25","doi-asserted-by":"crossref","unstructured":"Cornu, A., Derrien, S., & Lavenier, D (2011). Hls tools for fpga: faster development with better performance. In Reconfigurable computing: architectures, tools and applications (pp. 67\u201378). Springer.","DOI":"10.1007\/978-3-642-19475-7_8"},{"key":"1037_CR26","doi-asserted-by":"crossref","unstructured":"Yagain, D, Balla, S., Krishna, V., Balla, S., & Krishna, V. (2015). Efficient audio filter using folded pipelining architecture based on retiming using evolutionary computation. In Journal of circuits, systems and computers (pp. 1550068). World Scientific.","DOI":"10.1142\/S0218126615500681"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-1037-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-015-1037-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-1037-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,30]],"date-time":"2019-08-30T16:01:25Z","timestamp":1567180885000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-015-1037-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9,21]]},"references-count":26,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2016,8]]}},"alternative-id":["1037"],"URL":"https:\/\/doi.org\/10.1007\/s11265-015-1037-x","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,9,21]]}}}