{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T04:12:52Z","timestamp":1748664772897,"version":"3.41.0"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2015,10,17]],"date-time":"2015-10-17T00:00:00Z","timestamp":1445040000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1007\/s11265-015-1054-9","type":"journal-article","created":{"date-parts":[[2015,10,18]],"date-time":"2015-10-18T23:49:58Z","timestamp":1445212198000},"page":"341-353","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["HARP2: An X-Scale Reconfigurable Accelerator-Rich Platform for Massively-Parallel Signal Processing Algorithms"],"prefix":"10.1007","volume":"85","author":[{"given":"Waqar","family":"Hussain","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Airoldi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Henry","family":"Hoffmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tapani","family":"Ahonen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jari","family":"Nurmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,10,17]]},"reference":[{"key":"1054_CR1","doi-asserted-by":"crossref","unstructured":"Venkatesh, G., Sampson, J., Goulding, N., Gracia, S., Bryksin, V., Martinez, J.L., Swanson, S., & Taylor, M.B. (2010). Conservation cores: reducing the energy of mature computations, ASPLOS 10.","DOI":"10.1145\/1736020.1736044"},{"issue":"1\u20132","key":"1054_CR2","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1007\/s11554-008-0071-3","volume":"3","author":"C Brunelli","year":"2008","unstructured":"Brunelli, C., Garzia, F., & Nurmi, J (2008). A coarse-grain reconfigurable architecture for multimedia applications featuring subword computation capabilities, Springer-Verlag. Journal of Real-Time Image Processing, 3 (1\u20132), 21\u201332. doi: 10.1007\/s11554-008-0071-3 .","journal-title":"Journal of Real-Time Image Processing"},{"issue":"5","key":"1054_CR3","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H Singh","year":"2000","unstructured":"Singh, H., Lee, M.-H., Lu, G., Kurdahi, F.J., Bagherzadeh, N., & Filho, E.M.C. (2000). Morphosys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. Computers, 49(5), 465\u2013481.","journal-title":"IEEE Trans. Computers"},{"key":"1054_CR4","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","volume":"2778","author":"B Mei","year":"2003","unstructured":"Mei, B., Vernalde, S., Verkest, D., Man, H.D., & Lauwereins, R. (2003). ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. Field-Programmable Logic and Applications, 2778, 61\u201370. ISBN 978-3-540-40822-2.","journal-title":"Field-Programmable Logic and Applications"},{"issue":"2","key":"1054_CR5","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1023\/A:1024499601571","volume":"26","author":"V Baumgarte","year":"2003","unstructured":"Baumgarte, V., Ehlers, G., May, F., Nuckel, A., Vorbach, M., & Weinhardt, M. (2003). PACT XPP-A self-reconfigurable data processing architecture. The Journal of Supercomputing, 26(2), 167\u2013184.","journal-title":"The Journal of Supercomputing"},{"key":"1054_CR6","volume-title":"Proc. 19th international conference on Field Programmable Logic and Applications (FPL 2009)","author":"F Garzia","year":"2009","unstructured":"Garzia, F., Hussain, W., & Nurmi, J. (2009). CREMA, a coarse-grain re-configurable array with mapping adaptiveness. In Proc. 19th international conference on Field Programmable Logic and Applications (FPL 2009). Prague, Czech Republic: IEEE."},{"key":"1054_CR7","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1007\/s11265-011-0642-6","volume":"69","author":"W Hussain","year":"2012","unstructured":"Hussain, W., Garzia, F., Ahonen, T., & Nurmi, J. (2012). Designing fast fourier transform accelerators for orthogonal frequency-division multiplexing systems. Journal of Signal Processing Systems, Springer, 69, 161\u2013171.","journal-title":"Journal of Signal Processing Systems, Springer"},{"key":"1054_CR8","doi-asserted-by":"crossref","unstructured":"Hussain, W., Ahonen, T., & Nurmi, J. (2012). Effects of Scaling a coarse-grain reconfigurable array on power and energy consumption. In Proc. SoC 2012. Finland.","DOI":"10.1109\/ISSoC.2012.6376372"},{"key":"1054_CR9","unstructured":"Vassiliadis, D., Kavvadias, N., Theodoridis, G., & Nikolaidis, S. (2005). A RISC architecture extended by an efficient tightly coupled reconfigurable unit. In Proc. ARC."},{"key":"1054_CR10","doi-asserted-by":"crossref","unstructured":"Hussain, W., Chen, X., Ascheid, G., & Nurmi, J. (2013). A reconfigurable application-specific instruction-set processor for fast fourier transform processing. In IEEE 24th international conference on Application-Specific Systems, Architectures and Processors (ASAP) (pp. 339\u2013345). Washington, USA.","DOI":"10.1109\/ASAP.2013.6567599"},{"key":"1054_CR11","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1109\/RME.2009.5201372","volume":"16","author":"F Garzia","year":"2009","unstructured":"Garzia, F., Ahonen, T., & Nurmi, J. (2009). A switched interconnection infrastructure to tightly-couple a RISC processor core with a coarse grain reconfigurable array. Research in Microelectronics and Electronics 2009. PRIME 2009. Ph.D.,. 16\u201319. doi: 10.1109\/RME.2009.5201372 .","journal-title":"Research in Microelectronics and Electronics"},{"key":"1054_CR12","doi-asserted-by":"crossref","unstructured":"Hussain, W., Garzia, F., & Nurmi, J. (2010). Evaluation of Radix-2 and Radix-4 FFT processing on a reconfigurable platform. In Proceedings of the 13th IEEE international symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS\u201910). ISBN 978-1-4244- 6610-8 (pp. 249\u2013254). IEEE.","DOI":"10.1109\/DDECS.2010.5491775"},{"key":"1054_CR13","doi-asserted-by":"crossref","unstructured":"Garzia, F., Hussain, W., Airoldi, R., & Nurmi, J. (2009). A reconfigurable SoC tailored to software defined radio applications. In Proc of 27th Norchip Conference, Trondheim (NO).","DOI":"10.1109\/NORCHP.2009.5397829"},{"key":"1054_CR14","doi-asserted-by":"publisher","unstructured":"IEEE Standard for Information technology (2009). Local and metropolitan area networks\u2013 Specific requirements\u2013 Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications Amendment 5: Enhancements for Higher Throughput,\u201d in IEEE Std 802.11n-2009 (Amendment to IEEE Std 802.11-2007 as amended by IEEE Std 802.11k- 2008, IEEE Std 802.11r-2008, IEEE Std 802.11y-2008, and IEEE Std 802.11w-2009), vol., no., pp.1-565, Oct. 29 2009 doi: 10.1109\/IEEESTD.2009.5307322 .","DOI":"10.1109\/IEEESTD.2009.5307322"},{"issue":"1","key":"1054_CR15","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1109\/TVLSI.2007.912075","volume":"16","author":"GK Rauwerda","year":"2008","unstructured":"Rauwerda, G.K., Heysters, P.M., & Smit, G.J.M. (2008). Towards software defined radios using coarse-grained reconfigurable hardware. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(1), 313.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1054_CR16","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","volume":"19","author":"JW Cooley","year":"1965","unstructured":"Cooley, J.W., & Tukey, J.W. (1965). An algorithm for the machine calculation of complex Fourier series. Math. Comp., 19, 297\u2013301.","journal-title":"Math. Comp."},{"key":"1054_CR17","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1109\/ISSOC.2010.5625545","volume-title":"Proc. International Symposium on System-on-Chip 2010","author":"W Hussain","year":"2010","unstructured":"Hussain, W., Garzia, F., & Nurmi, J. (2010). Exploiting control management to accelerate radix-4 FFT on a reconfigurable platform. In Proc. International Symposium on System-on-Chip 2010. ISBN: 978-1-4244- 8276-4 (pp. 154\u2013157). Tampere : IEEE."},{"key":"1054_CR18","doi-asserted-by":"crossref","unstructured":"Kylliainen, J., Ahonen, T., & Nurmi, J. (2007). General-purpose embedded processor cores - the COFFEE RISC example. In J. Nurmi (ed.), Processor Design: System-on-Chip Computing for ASICs and FPGAs (ch. 5, pp. 83\u2013100). Kluwer Academic Publishers \/ Springer Publishers. ISBN-10: 1402055293, ISBN-13: 978-1-4020-5529-4.","DOI":"10.1007\/978-1-4020-5530-0_5"},{"key":"1054_CR19","doi-asserted-by":"crossref","unstructured":"Brunelli, C., Garzia, F., Giliberto, C., & Nurmi, J. (2008). A Dedicated DMA Logic Addressing a Time Multiplexed Memory to Reduce the Effects of the System Buss Bottleneck. In Proc. 18th International Conference on Field Programmable Logic and Applications, (FPL 2008) (pp. 487\u2013490). Germany, Heidelberg.","DOI":"10.1109\/FPL.2008.4629990"},{"key":"1054_CR20","unstructured":"Garzia, F., Brunelli, C., & Nurmi, J. (2008). A pipelined infrastructure for the distribution of the configuration bitstream in a coarse-grain reconfigurable array. In Proceedings of the 4th International Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC\u201908). ISBN:978-84-691-3603-4 (pp. 188\u2013191). Univ Montpellier II."},{"key":"1054_CR21","doi-asserted-by":"crossref","unstructured":"Hussain, W., Garzia, T. Ahonen F., & Nurmi, J. (2011). Application-driven dimensioning of a coarse-grain reconfigurable array. In Proc. NASA\/ESA Conference on Adaptive Hardware and Systems (AHS-2011) (pp. 234\u2013239). USA.","DOI":"10.1109\/AHS.2011.5963942"},{"key":"1054_CR22","doi-asserted-by":"publisher","unstructured":"Airoldi, R., Garzia, F., Anjum, O., & Nurmi, J. (2010). Homogeneous MPSoC as baseband signal processing engine for OFDM systems. International Symposium on System on Chip (SoC) 2010, 26\u201330. doi: 10.1109\/ISSOC.2010.5625562 .","DOI":"10.1109\/ISSOC.2010.5625562"},{"key":"1054_CR23","doi-asserted-by":"crossref","unstructured":"Hussain, W., Ahonen, T., & Nurmi, J. (2012). Effects of scaling a coarse-grain reconfigurable array on power and energy consumption. In Proc. SoC 2012. Tampere.","DOI":"10.1109\/ISSoC.2012.6376372"},{"key":"1054_CR24","doi-asserted-by":"crossref","unstructured":"Bonnot, P., Lemonnier, F., Edelin, G., Gaillat, G., Ruch, O., & Gauget, P. Definition and SIMD implementation of a multi-processing architecture approach on FPGA. In Proc. of Design, Automation and Test in Europe (DATE \u201908) (pp. 610\u2013615). New York: ACM.","DOI":"10.1145\/1403375.1403523"},{"key":"1054_CR25","doi-asserted-by":"crossref","unstructured":"Campi, F., Deledda, A., Pizzotti, M., Ciccarelli, L., Rolandi, P., Mucci, C., Lodi, A., Vitkovski, A., & Vanzolini, L. A dynamically adaptive DSP for heterogeneous reconfigurable platforms. In Proc. of Design Automation and Test in Europe (DATE \u201907) (pp. 9\u201314). San Jose: EDA Consortium.","DOI":"10.1109\/DATE.2007.364559"},{"key":"1054_CR26","doi-asserted-by":"crossref","unstructured":"Melpignano, D., Benini, L., Flamand, E., Jego, B., Lepley, T., Haugou, G., Clermidy, F., & Dutoit, D. Platform 2012, a Many-Core Computing Accelerator for Embedded SoCs: Performance Evaluation of Visual Analytics Applications. In Proc. 49th Annual Design Automation Conference (DAC \u201912) (pp. 1137\u20131142). New York: ACM.","DOI":"10.1145\/2228360.2228568"},{"issue":"Article 70, 3","key":"1054_CR27","first-page":"33","volume":"12","author":"NS Voros","year":"2013","unstructured":"Voros, N.S., Hubner, M., Becker, J., Khnle, M., Thomaitiv, F., Grasset, A., Brelet, P., Bonnot, P., Campi, F., Schler, E., Sahlbach, H., Whitty, S., Ernst, R., Billich, E., Tischendorf, C., Heinkel, U., Ieromnimon, F., Kritharidis, D., Schneider, A., Knaeblein, J., & Putzke-Rming, W. (2013). MORPHEUS: A heterogeneous dynamically reconfigurable platform for designing highly complex embedded systems. ACM Transactions on Embedded Computing Systems, 12(Article 70, 3), 33.","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"1054_CR28","unstructured":"Altera Product Catalog (2015). Release Date: July 2014, Version 15.0, p. 2, www.altera.com ."},{"key":"1054_CR29","unstructured":"Wu, X., & Gopalan, P. (2013). Xilinx Next Generation 28 nm FPGA Technology Overview, White Paper: 28nm Technology, July 23, 2013, Version 1.1.1, p. 5, www.xilinx.com ."},{"issue":"2","key":"1054_CR30","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/TCAD.2006.884574","volume":"26","author":"K Ian","year":"2007","unstructured":"Ian, K., & Rose, J. (2007). Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(2), 203\u2013215. doi: 10.1109\/TCAD.2006.884574 .","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-1054-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-015-1054-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-1054-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-1054-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T02:11:26Z","timestamp":1748657486000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-015-1054-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10,17]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,12]]}},"alternative-id":["1054"],"URL":"https:\/\/doi.org\/10.1007\/s11265-015-1054-9","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2015,10,17]]}}}