{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T04:12:18Z","timestamp":1748751138737,"version":"3.41.0"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2015,12,7]],"date-time":"2015-12-07T00:00:00Z","timestamp":1449446400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100002341","name":"Suomen Akatemia (FI)","doi-asserted-by":"publisher","award":["253087"],"award-info":[{"award-number":["253087"]}],"id":[{"id":"10.13039\/501100002341","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1007\/s11265-015-1081-6","type":"journal-article","created":{"date-parts":[[2015,12,7]],"date-time":"2015-12-07T01:34:11Z","timestamp":1449452051000},"page":"435-446","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Improving Code Density with Variable Length Encoding Aware Instruction Scheduling"],"prefix":"10.1007","volume":"84","author":[{"given":"Heikki","family":"Kultala","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timo","family":"Viitanen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pekka","family":"J\u00e4\u00e4skel\u00e4inen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janne","family":"Helkala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarmo","family":"Takala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,12,7]]},"reference":[{"issue":"1","key":"1081_CR1","doi-asserted-by":"crossref","first-page":"19","DOI":"10.3233\/ICA-1998-5103","volume":"5","author":"H Corporaal","year":"1998","unstructured":"Corporaal, H., & Arnold, M. (1998). Using Transport Triggered Architectures for embedded processor design. Integrated Computer-Aided Engineering, 5(1), 19\u201338.","journal-title":"Integrated Computer-Aided Engineering"},{"key":"1081_CR2","doi-asserted-by":"crossref","unstructured":"Conte, T.M., Banerjia, S., Larin, S.Y., Menezes, K.N., & Sathaye, S.W. (1996). Instruction fetch mechanisms for VLIW architectures with compressed encodings. In Proceedings of the 29th Annual IEEE\/ACM International Symposium on Microarchitecture (pp. 201\u2013211).","DOI":"10.1109\/MICRO.1996.566462"},{"issue":"4","key":"1081_CR3","doi-asserted-by":"crossref","first-page":"752","DOI":"10.1145\/362652.362658","volume":"5","author":"S Aditya","year":"2000","unstructured":"Aditya, S., Mahlke, S. A., & Rau, B. R. (2000). Code size minimization and retargetable assembly for custom EPIC and VLIW instruction formats. ACM Transactions on Design Automation of Electronic Systems, 5(4), 752\u2013773.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"1081_CR4","doi-asserted-by":"crossref","unstructured":"Helkala, J., Viitanen, T., Kultala, H., J\u00e4\u00e4skel\u00e4inen, P., Takala, J., Zetterman, T., & Berg, H. (2014). Variable length instruction compression on transport triggered architectures. In Proceedings of the International Conference on Embedded Computing Systems: Architectures Modeling and Simulation (pp. 149\u2013155). Samos, Greece.","DOI":"10.1109\/SAMOS.2014.6893206"},{"key":"1081_CR5","doi-asserted-by":"crossref","unstructured":"Kultala, H., Viitanen, T., J\u00e4\u00e4skelainen, P., Helkala, J., & Takala, J. (2014). Compiler optimizations for code density of variable length instructions. In Proceedings of the IEEE Workshop on Signal Processing Systems (pp. 1\u20136).","DOI":"10.1109\/SiPS.2014.6986074"},{"key":"1081_CR6","unstructured":"Lee, C., Lee, J.K., & Hwang, T. (2000). Compiler optimization on instruction scheduling for low power. In Proceedings of the 13th International Symposium on System Synthesis (pp. 55\u201360)."},{"key":"1081_CR7","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1007\/978-3-540-77560-7_11","volume-title":"Proceedings of the 3rd International Conference on High Performance Embedded Architectures and Compilers","author":"TT Hahn","year":"2008","unstructured":"Hahn, T.T., Stotzer, E., Sule, D., & Asal, M. (2008). Compilation strategies for reducing code size on a VLIW processor with variable length instructions. In Proceedings of the 3rd International Conference on High Performance Embedded Architectures and Compilers (pp. 147\u2013160). Berlin Heidelberg: Springer-Verlag."},{"issue":"2","key":"1081_CR8","doi-asserted-by":"crossref","first-page":"2","DOI":"10.19153\/cleiej.15.2.3","volume":"15","author":"EJ Stotzer","year":"2012","unstructured":"Stotzer, E.J., & Leiss, E.L. (2012). Co-design of compiler and hardware techniques to reduce program code size on a vliw processor. CLEI Electronic Journal, 15(2), 2\u20132.","journal-title":"CLEI Electronic Journal"},{"key":"1081_CR9","doi-asserted-by":"crossref","unstructured":"Jee, S., & Palaniappan, K. (2002). Performance evaluation for a compressed-VLIW processor. In Proceedings of the ACM Symposium on Applied Computing (pp. 913\u2013917).","DOI":"10.1145\/508791.508967"},{"key":"1081_CR10","doi-asserted-by":"crossref","unstructured":"Ros, M., & Sutton, P. (2005). A post-compilation register reassignment technique for improving hamming distance code compression. In Proceedings of the 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (pp. 97\u2013104).","DOI":"10.1145\/1086297.1086311"},{"key":"1081_CR11","doi-asserted-by":"crossref","unstructured":"Larin, S.Y., & Conte, M.T. (1999). Compiler-driven cached code compression schemes for embedded ilp processors. In Proceedings of the 32nd Annual IEEE\/ACM International Symposium on Microarchitecture (pp. 82\u201392): IEEE.","DOI":"10.1109\/MICRO.1999.809446"},{"issue":"3","key":"1081_CR12","doi-asserted-by":"crossref","first-page":"415","DOI":"10.3233\/EMC-2005-00043","volume":"1","author":"S Haga","year":"2005","unstructured":"Haga, S., Webber, A., Zhang, Y., Nguyen, N., & Barua, R. (2005). Reducing code size in VLIW instruction scheduling. Journal of Embedded Computing, 1(3), 415\u2013433.","journal-title":"Journal of Embedded Computing"},{"key":"1081_CR13","unstructured":"Haga, S., & Barua, R. (2001). EPIC instruction scheduling based on optimal approaches. In Proceedings of the First Annual Workshop on Explicitly Parallel Instruction Computing Architectures and Compiler Technology (pp. 22\u201331)."},{"key":"1081_CR14","unstructured":"Muchnick, S.S. (1997). Advanced Compiler Design and Implementation: Morgan Kaufmann."},{"key":"1081_CR15","doi-asserted-by":"crossref","first-page":"242","DOI":"10.2197\/ipsjjip.17.242","volume":"17","author":"Y Hara","year":"2009","unstructured":"Hara, Y., Tomiyama, H., Honda, S., & Takada, H. (2009). Proposal and quantitative analysis of the CHStone benchmark program suite for practical C-based high-level synthesis. Journal of Information Processing, 17, 242\u2013254.","journal-title":"Journal of Information Processing"},{"key":"1081_CR16","doi-asserted-by":"crossref","unstructured":"J\u00e4\u00e4skel\u00e4inen, P., Guzma, V., Cilio, A., & Takala, J. (2007). Codesign toolset for application-specific instruction-set processors. In Proceedings of SPIE Multimedia on Mobile Devices (pp. 65070X\u20131 \u2013 65070X\u201311).","DOI":"10.1117\/12.707233"},{"key":"1081_CR17","doi-asserted-by":"crossref","unstructured":"Viitanen, T., Kultala, H., J\u00e4\u00e4skel\u00e4inen, P., & Takala, J. (2014). Heuristics for greedy transport triggered architecture interconnect exploration. In Proceedings of the 2014 International Conference on Compilers, Architecture and Synthesis for Embedded Systems (pp. 2:1\u20132:7).","DOI":"10.1145\/2656106.2656123"},{"key":"1081_CR18","unstructured":"Fisher, J.A., Faraboschi, P., & Young, C. (2005). Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools: Elsevier."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-1081-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-015-1081-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-015-1081-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T17:43:27Z","timestamp":1748713407000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-015-1081-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,12,7]]},"references-count":18,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2016,9]]}},"alternative-id":["1081"],"URL":"https:\/\/doi.org\/10.1007\/s11265-015-1081-6","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2015,12,7]]}}}