{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:30:22Z","timestamp":1781886622503,"version":"3.54.5"},"reference-count":51,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2016,3,11]],"date-time":"2016-03-11T00:00:00Z","timestamp":1457654400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100001729","name":"Stiftelsen f\u00f6r\u00a0Strategisk Forskning","doi-asserted-by":"crossref","award":["SM14-0016"],"award-info":[{"award-number":["SM14-0016"]}],"id":[{"id":"10.13039\/501100001729","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1007\/s11265-016-1127-4","type":"journal-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T23:37:28Z","timestamp":1457653048000},"page":"371-381","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Two Countermeasures Against Hardware Trojans Exploiting Non-Zero Aliasing Probability of BIST"],"prefix":"10.1007","volume":"87","author":[{"given":"Elena","family":"Dubrova","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mats","family":"N\u00e4slund","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gunnar","family":"Carlsson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John","family":"Fornehed","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ben","family":"Smeets","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2016,3,11]]},"reference":[{"key":"1127_CR1","doi-asserted-by":"crossref","unstructured":"Agrawal, D., Baktir, S., Karakoyunlu, D., Rohatgi, P., & Sunar, B. (2007). Trojan detection using IC fingerprinting. In IEEE symposium on security and privacy (SP\u201907) (pp. 296\u2013310).","DOI":"10.1109\/SP.2007.36"},{"key":"1127_CR2","doi-asserted-by":"crossref","unstructured":"Barker, E., & Kelsey, J. (2012). Recommendation for random number generation using deterministic random bit generators: NIST 800-90A.","DOI":"10.6028\/NIST.SP.800-90a"},{"key":"1127_CR3","unstructured":"Beaumont, M., Hopkins, B., & Newby, T. (2011). Hardware Trojans - prevention, detection, countermeasures. Tech. Rep. DSTO-TN-1012. Australilan Department of Commerce."},{"key":"1127_CR4","doi-asserted-by":"crossref","unstructured":"Becker, G., Regazzoni, F., Paar, C., & Burleson, W.P. (2013). Stealthy dopant-level hardware Trojans. In Proceedings of cryptographic hardware and embedded systems (CHES\u20192013) (Vol. 8086, pp. 197\u2013214). LNCS.","DOI":"10.1007\/978-3-642-40349-1_12"},{"issue":"8","key":"1127_CR5","doi-asserted-by":"crossref","first-page":"1229","DOI":"10.1109\/JPROC.2014.2334493","volume":"102","author":"S Bhunia","year":"2014","unstructured":"Bhunia, S., Hsiao, M., Banga, M., & Narasimhan, S. (2014). Hardware Trojan attacks: threat analysis and countermeasures. Proceedings of the IEEE, 102(8), 1229\u20131247.","journal-title":"Proceedings of the IEEE"},{"key":"1127_CR6","doi-asserted-by":"crossref","unstructured":"Boswarthick, D., Elloumi, O., & Hersent, O. (2012). M2M communications: a systems approach. Willey.","DOI":"10.1002\/9781119974031"},{"key":"1127_CR7","unstructured":"Brunvand, E. (2009). Digital VLSI chip design with cadence and synopsys CAD tools. Pearson."},{"key":"1127_CR8","unstructured":"Bushnell, M., & Agrawal, V. (2000). Essentials of electronic testing for digital, memory, and mixed-signal VLSI systems. Springer."},{"key":"1127_CR9","doi-asserted-by":"crossref","unstructured":"\u00c7akir, B., & Malik, S. (2015). Hardware Trojan detection for gate-level ICs using signal correlation based clustering. In Proceedings of the 2015 design, automation & test in Europe conference & exhibition (DATE \u201915) (pp. 471\u2013476).","DOI":"10.7873\/DATE.2015.0365"},{"key":"1127_CR10","doi-asserted-by":"crossref","unstructured":"Courbon, F., Loubet-Moundi, P., Fournier, J.J.A., & Tria, A. (2015). A high efficiency hardware Trojan detection technique based on fast SEM imaging. In Proceedings of the 2015 design, automation & test in Europe conference & exhibition (DATE\u201915) (pp. 788\u2013793).","DOI":"10.7873\/DATE.2015.1104"},{"key":"1127_CR11","unstructured":"Daemen, J., & Rijmen, V. (2003). AES proposal: Rijndael. National Institute of Standards and Technology."},{"issue":"12","key":"1127_CR12","doi-asserted-by":"crossref","first-page":"1344","DOI":"10.1109\/43.62779","volume":"9","author":"M Damiani","year":"1990","unstructured":"Damiani, M., Olivo, P., Favalli, M., Ercolani, S., & Ricco, B. (1990). Aliasing in signature analysis testing with multiple input shift registers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 9(12), 1344\u20131353.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1127_CR13","doi-asserted-by":"crossref","unstructured":"Dargie, W. (2009). Context-aware computing and self-managing systems. Chapman & Hall\/CRC Studies in Informatics Series.","DOI":"10.1201\/9781420077728.ch1"},{"issue":"11","key":"1127_CR14","doi-asserted-by":"crossref","first-page":"5263","DOI":"10.1109\/TIT.2009.2030467","volume":"55","author":"E Dubrova","year":"2009","unstructured":"Dubrova, E. (2009). A transformation from the Fibonacci to the Galois NLFSRs. IEEE Transactions on Information Theory, 55(11), 5263\u20135271.","journal-title":"IEEE Transactions on Information Theory"},{"key":"1127_CR15","doi-asserted-by":"crossref","unstructured":"Dubrova, E. (2013). Fault-tolerant design. Springer.","DOI":"10.1007\/978-1-4614-2113-9"},{"key":"1127_CR16","doi-asserted-by":"crossref","unstructured":"Dubrova, E., N\u00e4slund, M., & Selander, G. (2014). Secure and efficient LBIST for feedback shift register-based cryptographic systems. In Proceedings of international test conference (ITC\u20192014) (pp. 1\u20136).","DOI":"10.1109\/ETS.2014.6847821"},{"key":"1127_CR17","unstructured":"Dubrova, E., N\u00e4slund, M., Selander, G., Carlsson, G., Fornehed, J., & Smeets, B. (2015). Remotely managed logic built-in self-test for secure M2M communications. Cryptology ePrint Archive Technical Report 2015\/185. https:\/\/eprint.iacr.org\/2015\/035 ."},{"key":"1127_CR18","doi-asserted-by":"crossref","unstructured":"Dubrova, E., N\u00e4slund, M.M., Carlsson, G., & Smeets, B. (2014). Keyed logic BIST for Trojan detection in SoC. In Proceedings of international conference of system-on-chip (SoC\u20192014).","DOI":"10.1109\/ISSOC.2014.6972433"},{"key":"1127_CR19","doi-asserted-by":"crossref","unstructured":"Dupuis, S., Ba, P.S., Flottes, M.L., Di Natale, G., & Rouzeyre, B. (2015). New testing procedure for finding insertion sites of stealthy hardware trojans. In Proceedings of the 2015 design, automation & test in Europe conference & exhibition (DATE\u201915) (pp. 776\u2013781).","DOI":"10.7873\/DATE.2015.1102"},{"key":"1127_CR20","unstructured":"Ericsson: More that 50 billions connected devices (2012). www.ericsson.com\/res\/docs\/whitepapers\/wp-50-billions.pdf ."},{"key":"1127_CR21","unstructured":"Federal information processing standards publication: security requirements for cryptographic modules: FIPS PUB 140-2 (2001)."},{"key":"1127_CR22","unstructured":"Golomb, S. (1982). Shift register sequences. Aegean Park Press."},{"key":"1127_CR23","unstructured":"Goodin, D. (2013). We cannot trust Intel\u2019s and Via\u2019s chip-based crypto FreeBSD developers say."},{"key":"1127_CR24","unstructured":"Gupta, P., & Papadopoulou, E. (2011). Yield analysis and optimization. In The handbook of algorithms for VLSI physical design automation. RC Press."},{"key":"1127_CR25","volume-title":"Logic synthesis and verification","year":"2002","unstructured":"Hassoun, S., & Sasao, T. (Eds.) (2002). Logic synthesis and verification. Berlin \/ Heidelberg: Springer."},{"key":"1127_CR26","doi-asserted-by":"publisher","unstructured":"Hetherington, G., Fryars, T., Tamarapalli, N., Kassab, M., Hassan, A., & Rajski, J. (1999). Logic BIST for large industrial designs: real issues and case studies. In Proceedings of international test conference (ITC\u20191999) (pp. 358\u2013367). doi: 10.1109\/TEST.1999.805650 .","DOI":"10.1109\/TEST.1999.805650"},{"key":"1127_CR27","doi-asserted-by":"crossref","unstructured":"Hicks, M., Finnicum, M., King, S., Martin, M., & Smith, J. (2010). Overcoming an untrusted computing base: Detecting and removing malicious hardware automatically. In 2010 IEEE symposium on security and privacy (SP) (pp. 159\u2013172).","DOI":"10.1109\/SP.2010.18"},{"key":"1127_CR28","unstructured":"Intel: Intel digital random number generator (DRNG) software implementation guide (2012). https:\/\/software.intel.com\/en-us\/articles\/intel-digital-random-number-generator-drng-software-implementation-guide ."},{"key":"1127_CR29","unstructured":"Jin, Y., & Makris, Y. (2008). Hardware Trojan detection using path delay fingerprint. In IEEE international workshop on hardware-oriented security and trust (HOST\u20192008) (pp. 51\u201357)."},{"key":"1127_CR30","unstructured":"Li, J., & Lach, J. (2008). At-speed delay characterization for IC authentication and Trojan horse detection. In Proceedings of the 2008 IEEE international workshop on hardware-oriented security and trust, HST\u201908 (pp. 8\u201314). Washington: IEEE Computer Society."},{"key":"1127_CR31","unstructured":"Li, N., Carlsson, G., Dubrova, E., & Petersen, K. (2015). Logic BIST: State-of-the-art and open problems. Tech. Rep. 1503.04628. ArXive Report."},{"key":"1127_CR32","volume-title":"Winning the SoC revolution: experiences in real design","year":"2012","unstructured":"Martin, G., & Chang, H. (Eds.) (2012). Winning the SoC revolution: experiences in real design. Berlin \/ Heidelberg: Springer."},{"key":"1127_CR33","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MDT.1985.294856","volume":"2","author":"E McCluskey","year":"1985","unstructured":"McCluskey, E. (1985). Built-in self-test techniques. IEEE Design and Test of Computers, 2, 21\u201328. http:\/\/doi.ieeecomputersociety.org\/10.1109\/MDT.1985.294856 .","journal-title":"IEEE Design and Test of Computers"},{"issue":"1","key":"1127_CR34","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/43.3131","volume":"7","author":"E McCluskey","year":"1988","unstructured":"McCluskey, E., Makar, S., Mourad, S., & Wagner, K. (1988). Probability models for pseudorandom test sequences. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 7(1), 68\u201374.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1127_CR35","unstructured":"Mitra, S., Wong, H.S.P., & Wong, S. (2015). Stopping hardware Trojans in their tracks. IEEE Spectrum."},{"key":"1127_CR36","doi-asserted-by":"crossref","unstructured":"Ngo, X.T., Exurville, I., Bhasin, S., Danger, J.L., Guilley, S., Najm, Z., Rigaud, J.B., & Robisson, B. (2015). Hardware Trojan detection by delay and electromagnetic measurements. In Proceedings of the 2015 design, automation & test in Europe conference & exhibition (DATE\u201915) (pp. 782\u2013787).","DOI":"10.7873\/DATE.2015.1103"},{"key":"1127_CR37","doi-asserted-by":"crossref","unstructured":"Oya, M., Shi, Y., Yanagisawa, M., & Togawa, N. (2015). A score-based classification method for identifying hardware-Trojans at gate-level netlists. In Proceedings of the 2015 design, automation & test in Europe conference & exhibition (DATE \u201915) (pp. 465\u2013470).","DOI":"10.7873\/DATE.2015.0352"},{"key":"1127_CR38","doi-asserted-by":"crossref","unstructured":"Potkonjak, M., Nahapetian, A., Nelson, M., & Massey, T. (2009). Hardware Trojan horse detection using gate-level characterization. In 46th ACM\/IEEE design automation conference (DAC\u201909) (pp. 688\u2013693).","DOI":"10.1145\/1629911.1630091"},{"issue":"12","key":"1127_CR39","doi-asserted-by":"crossref","first-page":"1735","DOI":"10.1109\/TVLSI.2009.2029117","volume":"18","author":"R Rad","year":"2010","unstructured":"Rad, R., Plusquellic, J., & Tehranipoor, M. (2010). A sensitivity analysis of power signal methods for detecting hardware Trojans under real process and environmental conditions. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18(12), 1735\u20131744.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1127_CR40","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Jyothi, V., & Karri, R. (2011). Blue team red team approach to hardware trust assessment. In 2011 IEEE 29th international conference on computer design (ICCD) (pp. 285\u2013288).","DOI":"10.1109\/ICCD.2011.6081410"},{"key":"1127_CR41","unstructured":"Rajski, J., & Tyszer, J. (1998). Arithmetic built-in self-test for embedded systems. Prentice Hall PTR."},{"key":"1127_CR42","doi-asserted-by":"crossref","unstructured":"Seligman, E., Schubert, T., & Kumar, A.K. (2015). Formal verification: an essential toolkit for modern VLSI design, Morgan Kaufmann.","DOI":"10.1016\/B978-0-12-800727-3.00001-0"},{"key":"1127_CR43","unstructured":"Shah, S. (2013). NSA, GCHQ ban Lenovo\u2019s PSs due to security concerns."},{"key":"1127_CR44","doi-asserted-by":"crossref","unstructured":"Sharma, A.K. (2002). Semiconductor memories: technology, testing, and reliability. Wiley-IEEE Press.","DOI":"10.1109\/9780470546406"},{"key":"1127_CR45","unstructured":"Skorobogatov, S. (2011). Physical attacks and tamper resistance. In Tehranipoor, M., Wang, C. (Eds.), Introduction to hardware security and trust, information security and cryptography. Berlin \/ Heidelberg: Springer."},{"key":"1127_CR46","unstructured":"Sperling, E. (2014). The next big threat: Manufacturing. http:\/\/semiengineering.com\/manufacturing-and-integration-risks\/ ."},{"key":"1127_CR47","doi-asserted-by":"crossref","unstructured":"Sugawara, T., Suzuki, D., Fujii, R., Tawa, S., Hori, R., Shiozaki, M., & Fujimo, T. (2014). Reversing stealthy dopant-level circuits. In Proceedings of cryptographic hardware and embedded systems (CHES\u20192014) (Vol. 8731, pp. 112\u2013126). LNCS.","DOI":"10.1007\/978-3-662-44709-3_7"},{"issue":"1","key":"1127_CR48","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/MDT.2010.7","volume":"27","author":"M Tehranipoor","year":"2010","unstructured":"Tehranipoor, M., & Koushanfar, F. (2010). A survey of hardware Trojan taxonomy and detection. IEEE Design Test of Computers, 27(1), 10\u201325.","journal-title":"IEEE Design Test of Computers"},{"key":"1127_CR49","volume-title":"Introduction to hardware security and trust","year":"2012","unstructured":"Tehranipoor, M., & Wang, C. (Eds.) (2012). Introduction to hardware security and trust. Berlin \/ Heidelberg: Springer."},{"key":"1127_CR50","doi-asserted-by":"crossref","unstructured":"Waksman, A., & Sethumadhavan, S. (2011). Silencing hardware backdoors. In Proceedings of the 2011 IEEE symposium on security and privacy, SP\u201911 (pp. 49\u201363). Washington: IEEE Computer Society.","DOI":"10.1109\/SP.2011.27"},{"key":"1127_CR51","unstructured":"Wolf, W. (2008). Modern VLSI design: IP-based design. Prentice Hall Signal Integrity Library."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1127-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-016-1127-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1127-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1127-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,5]],"date-time":"2019-09-05T08:25:33Z","timestamp":1567671933000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-016-1127-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,3,11]]},"references-count":51,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017,6]]}},"alternative-id":["1127"],"URL":"https:\/\/doi.org\/10.1007\/s11265-016-1127-4","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,3,11]]}}}