{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T01:57:21Z","timestamp":1649037441113},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2016,5,5]],"date-time":"2016-05-05T00:00:00Z","timestamp":1462406400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1007\/s11265-016-1142-5","type":"journal-article","created":{"date-parts":[[2016,5,5]],"date-time":"2016-05-05T01:36:42Z","timestamp":1462412202000},"page":"287-297","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Power Mitigation by Performance Equalization in a Heterogeneous Reconfigurable Multicore Architecture"],"prefix":"10.1007","volume":"87","author":[{"given":"Waqar","family":"Hussain","sequence":"first","affiliation":[]},{"given":"Henry","family":"Hoffmann","sequence":"additional","affiliation":[]},{"given":"Tapani","family":"Ahonen","sequence":"additional","affiliation":[]},{"given":"Jari","family":"Nurmi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,5,5]]},"reference":[{"key":"1142_CR1","doi-asserted-by":"crossref","unstructured":"Venkatesh, G., Sampson, J., Goulding, N., Gracia, S., Bryksin, V., Martinez, J.L., Swanson, S., & Taylor, M.B. (2010). Conservation Cores: Reducing the Energy of Mature Computations, ASPLOS 10, pp. 205218.","DOI":"10.1145\/1736020.1736044"},{"key":"1142_CR2","doi-asserted-by":"crossref","unstructured":"Taylor, M.B. Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse. In proceedings of the 49th Annual Design Automation Conference (DAC \u201912) (pp. 1131\u20131136). NY, USA: ACM.","DOI":"10.1145\/2228360.2228567"},{"key":"1142_CR3","unstructured":"Airoldi, R., Garzia, F., & Nurmi, J. (2011). Improving Reconfigurable Hardware Energy Efficiency and Robustness via DVFS-scaled Homogeneous MPSoc. In IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum (IPDPSW) (pp. 286\u2013289)."},{"key":"1142_CR4","doi-asserted-by":"crossref","unstructured":"Hoffmann, H., Holt, J., Kurian, G., Lau, E., Maggio, M., Miller, J.E., Neuman, S.M., Sinangil, M., Sinangil, Y., Agarwal, A., Chandrakasan, A.P., & Devadas, S. (2012). Self-aware computing in the Angstrom processor. In 2012 49th ACM\/EDAC\/IEEE Design Automation Conference (DAC) (pp. 259\u2013264).","DOI":"10.1145\/2228360.2228409"},{"key":"1142_CR5","doi-asserted-by":"publisher","unstructured":"Kishimoto, Y., Haruyama, S., & Amano, H. Design and implementation of adaptive viterbi decoder for using a dynamic reconfigurable processor. In Proceedings Reconfigurable Computing and FPGAs, 2008. ReConFig \u201908. doi: 10.1109\/ReConFig.2008.39 , ISBN: 978-1-4244-3748-1 (pp. 247\u2013252).","DOI":"10.1109\/ReConFig.2008.39"},{"key":"1142_CR6","doi-asserted-by":"publisher","unstructured":"Lo, C.-C., Tsai, S.-T., & Shieh, M.-D. (2009). A reconfigurable architecture for entropy decoding and IDCT in H.264. In International Symposium on VLSI Design, Automation and Test, 2009. VLSI-DAT \u201909, vol., no., pp. 279\u2013282. doi: 10.1109\/VDAT.2009.5158149 , ISBN: 978-1-4244-2781-9.","DOI":"10.1109\/VDAT.2009.5158149"},{"key":"1142_CR7","doi-asserted-by":"publisher","unstructured":"Brunelli, C., Garzia, F., & Nurmi, J. (2008). A Coarse-Grain reconfigurable architecture for multimedia applications featuring subword computation capabilities. Journal of Real-Time Image Processing, Springer-Verlag, 3(1\u20132), 21\u201332. doi: 10.1007\/s11554-008-0071-3 .","DOI":"10.1007\/s11554-008-0071-3"},{"issue":"5","key":"1142_CR8","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H Singh","year":"2000","unstructured":"Singh, H., Lee, M.-H., Lu, G., Kurdahi, F.J., Bagherzadeh, N., & Filho, E.M.C. (2000). Morphosys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions Computers, 49(5), 465\u2013 481.","journal-title":"IEEE Transactions Computers"},{"key":"1142_CR9","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","volume":"2778","author":"B Mei","year":"2003","unstructured":"Mei, B., Vernalde, S., Verkest, D., Man, H.D., & Lauwereins, R. (2003). ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. Field-Programmable Logic and Applications, 2778, 61\u201370. ISBN 978-3-540-40822-2.","journal-title":"Field-Programmable Logic and Applications"},{"issue":"2","key":"1142_CR10","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1023\/A:1024499601571","volume":"26","author":"V Baumgarte","year":"2003","unstructured":"Baumgarte, V., Ehlers, G., May, F., Nuckel, A., Vorbach, M., & Weinhardt, M. (2003). PACT XPP- A Self-Reconfigurable data processing architecture. The Journal of Supercomputing, 26(2), 167\u2013184.","journal-title":"The Journal of Supercomputing"},{"key":"1142_CR11","doi-asserted-by":"crossref","unstructured":"Garzia, F., Hussain, W., & Nurmi, J. (2009). CREMA, A coarse-grain re-configurable array with mapping adaptiveness. In Proceedings 19th International Conference on Field Programmable Logic and Applications (FPL 2009). Prague, Czech Republic: IEEE.","DOI":"10.1109\/FPL.2009.5272353"},{"key":"1142_CR12","first-page":"161","volume":"69","author":"W Hussain","year":"2012","unstructured":"Hussain, W., Garzia, F., Ahonen, T., & Nurmi, J. (2012). Designing fast fourier transform accelerators for orthogonal frequency- division multiplexing systems. Journal of Signal Processing Systems, Springer, ISSN 1939-8018, 69, 161\u2013171.","journal-title":"Journal of Signal Processing Systems, Springer, ISSN 1939-8018"},{"key":"1142_CR13","doi-asserted-by":"crossref","unstructured":"Hussain, W., Ahonen, T., & Nurmi, J. (2012). Effects of scaling a coarse-grain reconfigurable array on power and energy consumption. In Proceedings SoC 2012. Tampere, Finland.","DOI":"10.1109\/ISSoC.2012.6376372"},{"key":"1142_CR14","doi-asserted-by":"crossref","unstructured":"Hussain, W., Garzia, F., & Nurmi, J. (2010). Evaluation of Radix-2 and Radix-4 FFT Processing on a Reconfigurable Platform. In proceedings of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS\u201910). ISBN 978-1-4244-6610-8 (pp. 249\u2013254): IEEE.","DOI":"10.1109\/DDECS.2010.5491775"},{"key":"1142_CR15","doi-asserted-by":"crossref","unstructured":"Garzia, F., Hussain, W., Airoldi, R., & Nurmi, J. (2009). A reconfigurable SoC tailored to software defined radio applications. In Proceedings of 27th Norchip Conference. Trondheim (NO).","DOI":"10.1109\/NORCHP.2009.5397829"},{"key":"1142_CR16","unstructured":"IEEE Standard for Information technology\u2013Telecommunications and information exchange between systems\u2013Local and metropolitan area networks\u2013Specific requirements Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications Amendment 5: Enhancements for Higher Throughput, IEEE, 3 Park Avenue, NY 10016-5997, USA, 2009, E-ISBN : 978-0-7381-6046-7, Print ISBN: 978-0-7381- 6047-4."},{"issue":"1","key":"1142_CR17","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1109\/TVLSI.2007.912075","volume":"16","author":"GK Rauwerda","year":"2008","unstructured":"Rauwerda, G.K., Heysters, P.M., & Smit, G.J.M. (2008). Towards software defined radios using coarse-grained reconfigurable hardware. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(1), 313.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1142_CR18","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","volume":"19","author":"JW Cooley","year":"1965","unstructured":"Cooley, J.W., & Tukey, J.W. (1965). An algorithm for the machine calculation of complex Fourier series. Mathematics Comparative, 19, 297\u2013301.","journal-title":"Mathematics Comparative"},{"key":"1142_CR19","doi-asserted-by":"crossref","unstructured":"Kylliainen, J., Ahonen, T., & Nurmi, J. General-purpose embedded processor cores - the COFFEE RISC example. In Nurmi, J. (Ed.), Processor Design: System-on-Chip Computing for ASICs and FPGAs. Kluwer Academic Publishers \/ Springer Publishers, 2007, ch. 5, pp. 83-100, ISBN-10: 1402055293, ISBN-13: 978-1-4020-5529-4.","DOI":"10.1007\/978-1-4020-5530-0_5"},{"key":"1142_CR20","doi-asserted-by":"crossref","unstructured":"Brunelli, C., Garzia, F., Giliberto, C., & Nurmi, J. (2008). A Dedicated DMA Logic Addressing a Time Multiplexed Memory to Reduce the Effects of the System Buss Bottlenec. In Proceedings 18th International Conference on Field Programmable Logic and Applications, (FPL 2008) (pp. 487\u2013490). Heidelberg, Germany.","DOI":"10.1109\/FPL.2008.4629990"},{"key":"1142_CR21","unstructured":"Garzia, F., Brunelli, C., & Nurmi, J. (2008). A pipelined infrastructure for the distribution of the configuration bitstream in a coarse-grain reconfigurable array. In Proceedings of the 4th International Workshop on Reconfigurable Communication-centric System-on-Chip (ReCoSoC\u201908). ISBN:978-84-691-3603-4 (pp. 188\u2013191): University Montpellier II."},{"key":"1142_CR22","doi-asserted-by":"crossref","unstructured":"Hussain, W., Ahonen, T., Garzia, F., & Nurmi, J. (2011). Application-driven dimensioning of a coarse-grain reconfigurable array. In Proceedings NASA\/ESA Conference on Adaptive Hardware and Systems (AHS-2011) (pp. 234\u2013239). California, USA.","DOI":"10.1109\/AHS.2011.5963942"},{"key":"1142_CR23","doi-asserted-by":"crossref","unstructured":"Hussain, W., Ahonen, T., & Nurmi, J. (2012). Effects of scaling a coarse-grain reconfigurable array on power and energy consumption. In Proceedings SoC 2012. Tampere, Finland.","DOI":"10.1109\/ISSoC.2012.6376372"},{"key":"1142_CR24","doi-asserted-by":"crossref","unstructured":"Campi, F., Deledda, A., Pizzotti, M., Ciccarelli, L., Rolandi, P., Mucci, C., Lodi, A., Vitkovski, A., & Vanzolini, L. A dynamically adaptive DSP for heterogeneous reconfigurable platforms. In Proceedings of Design Automation and Test in Europe (DATE \u201907) (pp. 9\u201314). CA, USA: EDA Consortium.","DOI":"10.1109\/DATE.2007.364559"},{"key":"1142_CR25","unstructured":"Voros, N.S., Rosti, A., & Hubner, M. Flexeos Embedded FPGA Solution. In Dynamic System Reconfiguration in Heterogeneous Platforms, Lecture Notes in Electrical Engineering. ISBN 978-90-481-2426-8, (Vol. 40 pp. 39\u201347). Netherlands: Springer."},{"key":"1142_CR26","doi-asserted-by":"crossref","unstructured":"Choi, H.J., Park, Y.J., Lee, H.-H., & Kim, C.H. (2012). Adaptive dynamic frequency scaling for thermal-aware 3d multi-core processors. In Computational Science and Its Applications-ICCSA 2012, Lecture Notes in Computer Science. ISBN: 978-3-642-31127-7, (Vol. 7336 pp. 602\u2013612). Berlin Heidelberg: Springer.","DOI":"10.1007\/978-3-642-31128-4_44"},{"key":"1142_CR27","doi-asserted-by":"publisher","unstructured":"Chen, X., Xu, Z., Kim, H., Gratz, P.V., Hu, J., Kishinevsky, M., Ogras, U., & Ayoub, R. Dynamic voltage and frequency scaling for shared resources in multicore processor designs. In Proceedings of the 50th Annual Design Automation Conference (DAC \u201913). Article 114 , 7 pages. doi: 10.1145\/2463209.2488874 . NY, USA: ACM.","DOI":"10.1145\/2463209.2488874"},{"key":"1142_CR28","doi-asserted-by":"crossref","unstructured":"Hussain, W., Hoffmann, H., Ahonen, T., & Nurmi, J. Constraint-driven frequency scaling in a coarse grain reconfigurable array. In Proceedings System-on-Chip Symposium 2014. Tampere, Finland.","DOI":"10.1109\/ISSOC.2014.6972451"},{"key":"1142_CR29","doi-asserted-by":"publisher","unstructured":"Jafri, S.M.A.H., Tajammul, M.A., Hemani, A., Paul, K., Plosila, J., & Tenhunen, H. (2013). Energy-aware-task-parallelism for efficient dynamic voltage, and frequency scaling. In CGRAs, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIII). doi: 10.1109\/SAMOS.2013.6621112 (pp. 104\u2013112).","DOI":"10.1109\/SAMOS.2013.6621112"},{"key":"1142_CR30","doi-asserted-by":"crossref","unstructured":"Haghbayan, M.-H., Rahmani, A.-M., Weldezion, A.Y., Liljeberg, P., Plosila, J., Jantsch, A., & Tenhunen, H. (2014). Dark silicon aware power management for manycore systems under dynamic workloads. In 2014 32nd IEEE International Conference on Computer Design (ICCD) (pp. 509\u2013512).","DOI":"10.1109\/ICCD.2014.6974729"},{"key":"1142_CR31","doi-asserted-by":"crossref","unstructured":"Voros, N.S., Hubner, M., Becker, J., Khnle, M., Thomaitiv, F., Grasset, A., Brelet, P., Bonnot, P., Campi, F., Schler, E., Sahlbach, H., Whitty, S., Ernst, R., Billich, E., Tischendorf, C., Heinkel, U., Ieromnimon, F., Kritharidis, D., Schneider, A., Knaeblein, J., & Putzke-Rming, W. MORPHEUS: A Heterogeneous Dynamically Reconfigurable Platform for Designing Highly Complex Embedded Systems. ACM Transactions on Embedded Computing Systems 12, 3, Article 70 (2013), 33 pages.","DOI":"10.1145\/2442116.2442120"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1142-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-016-1142-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1142-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1142-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,7]],"date-time":"2019-09-07T09:11:43Z","timestamp":1567847503000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-016-1142-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,5]]},"references-count":31,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017,6]]}},"alternative-id":["1142"],"URL":"https:\/\/doi.org\/10.1007\/s11265-016-1142-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5,5]]}}}