{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T14:37:58Z","timestamp":1740148678871,"version":"3.37.3"},"reference-count":192,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2016,9,5]],"date-time":"2016-09-05T00:00:00Z","timestamp":1473033600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"National Natural Science Foundation of China (CN)","award":["61572449"],"award-info":[{"award-number":["61572449"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61421062","61471234"],"award-info":[{"award-number":["61421062","61471234"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1007\/s11265-016-1160-3","type":"journal-article","created":{"date-parts":[[2016,9,4]],"date-time":"2016-09-04T21:34:47Z","timestamp":1473024887000},"page":"357-410","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Survey on Algorithm and VLSI Architecture for MPEG-Like Video Coder"],"prefix":"10.1007","volume":"88","author":[{"given":"Haibing","family":"Yin","sequence":"first","affiliation":[]},{"given":"Huizhu","family":"Jia","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Zhiyong","family":"Gao","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,9,5]]},"reference":[{"key":"1160_CR1","unstructured":"ITU-T Video Codec for Audiovisual Services at px64 kbit\/s. ITU-T Recommendation H.261, Version 1: Nov. 1990; Version 2: Mar. 1993."},{"key":"1160_CR2","unstructured":"ITU-T (1995). Video coding for low bit rate communication. ITU-T Recommendation H.263, (and subsequent editions)."},{"key":"1160_CR3","unstructured":"ISO\/IEC JTC 1 (1993). Coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbit\/s \u2013 Part 2: Video, ISO\/IEC 11172\u20132 (MPEG-1)."},{"key":"1160_CR4","unstructured":"ISO\/IEC JTC1 (1999). Coding of audio-visual objects \u2013 Part 2: Visual. ISO\/IEC 14496\u20132 (MPEG-4 Visual version 1), (and subsequent editions)."},{"key":"1160_CR5","unstructured":"ITU-T and ISO\/IEC JTC 1 (1994). Generic coding of moving pictures and associated audio information \u2013 Part 2: Video. ITU-T Recommendation H.262 and ISO\/IEC 13818\u20132 (MPEG 2 Video)."},{"key":"1160_CR6","unstructured":"ITU-T and ISO\/IEC JTC 1 (2003). Advanced Video Coding for generic audio-visual services. ITU T Rec. H.264 and ISO\/IEC 14496\u201310 (AVC), (and subsequent editions)."},{"key":"1160_CR7","unstructured":"SMPTE 421M, VC-1 Compressed Video Bitstream Format and Decoding Process. http:\/\/www.smpte.org\/smpte_store\/standards\/pdf\/ s421m.pdf"},{"key":"1160_CR8","unstructured":"Information technology \u2013 Advanced coding of audio and video \u2013 Part 2: Video. AVS-P2 Standard Draft (2005)."},{"key":"1160_CR9","doi-asserted-by":"crossref","unstructured":"Schwarz, H., et al. (2007). Overview of the scalable video coding extension of the H.264\/AVC standard. IEEE Transactions on Circuits and Systems for Video Technology, 1103\u20131120.","DOI":"10.1109\/TCSVT.2007.905532"},{"key":"1160_CR10","unstructured":"Joint Draft 7.0 on Multiview Video Coding (2008). Joint Video Team of ISO\/IEC MPEG and ITU-T VCEG, ISO\/IEC JTC1\/SC29\/WG11 and ITU-T SG16 Q.6."},{"issue":"1","key":"1160_CR11","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/MCAS.2004.1286980","volume":"4","author":"J Ostermann","year":"2004","unstructured":"Ostermann, J., Bormans, J., List, P., Marpe, D., Narroschke, M., Pereira, F., Stockhammer, T., & Wedi, T. (2004). Video coding with H.264\/AVC: tools, performance, and complexity. IEEE Circuits and Systems Magazine, 4(1), 7\u201328.","journal-title":"IEEE Circuits and Systems Magazine"},{"key":"1160_CR12","unstructured":"Acharya, S. (2013). Ultra High Definition Television: Threshold of a new age. ITU, 24. Mai 2012, abgerufen am 30."},{"key":"1160_CR13","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1016\/S0165-1684(98)00128-5","volume":"20","author":"M Yuen","year":"1998","unstructured":"Yuen, M., & Wu, H. R. (1998). A Survey of hybrid MC\/DPCM\/DCT video coding distortions. Signal Porcessing, 20, 247\u2013278.","journal-title":"Signal Porcessing"},{"key":"1160_CR14","unstructured":"\u00d7264-A free h264\/AVC encoder [Online]. Available: http:\/\/www.videolan.org\/developers\/x264.html ."},{"key":"1160_CR15","unstructured":"MSU Seventh MPEG-4 AVC\/H.264 Video Codecs Comparison. http:\/\/compression.ru\/video\/codec_comparison\/h264_2011\/ ."},{"key":"1160_CR16","unstructured":"Documents of the first meeting of the Joint Collaborative Team on Video Coding (JCT-VC) \u2013 Dresden, Germany, 15\u201323 April 2010. ITU-T. 23 April 2010. Retrieved 21 May 2010."},{"key":"1160_CR17","unstructured":"Bross, B., Han, W.-J., Sullivan, G. J., Ohm, J.-R., Wiegand, T. (2012). High efficiency video coding (HEVC) text specification draft 8. ITU-T\/ISO\/IEC Joint Collaborative Team on Video Coding (JCT-VC) document JCTVC-J1003."},{"key":"1160_CR18","unstructured":"Lee, G. G. C., Chen, Y.-K., Mattavelli, (2009). Algorithm\/architecture co-exploration of visual computing on emerging platforms: overview and future prospects. IEEE Transactions on Circuits and Systems for Video Technology, 19(11)."},{"key":"1160_CR19","doi-asserted-by":"crossref","unstructured":"Dasu, A., & Panchanathan, S. (2002). A survey of media processing approaches. IEEE Transactions on Circuits and Systems for Video Technology, 12(8).","DOI":"10.1109\/TCSVT.2002.800866"},{"issue":"1","key":"1160_CR20","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1109\/JPROC.2004.839622","volume":"93","author":"P-C Tseng","year":"2005","unstructured":"Tseng, P.-C., Chang, Y.-C., Huang, Y.-W., Fang, H.-C., Huang, C.-T., & Chen, L.-G. (2005). Advances in Hardware Architectures for Image and Video Coding\u2014A Survey. Proceedings of the IEEE, 93(1), 184\u2013197.","journal-title":"Proceedings of the IEEE"},{"key":"1160_CR21","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/5.364465","volume":"83","author":"P Pirsch","year":"1995","unstructured":"Pirsch, P., Demassieux, N., & Gehrke, W. (1995). VLSI architectures for video compression\u2014A survey. Proceedings of the IEEE, 83, 220\u2013246.","journal-title":"Proceedings of the IEEE"},{"issue":"7","key":"1160_CR22","doi-asserted-by":"crossref","first-page":"878","DOI":"10.1109\/76.735383","volume":"8","author":"P Pirsch","year":"1998","unstructured":"Pirsch, P., & Stolberg, H.-J. (1998). VLSI Implementations of Image and Video Multimedia Processing Systems. IEEE Transactions on Circuits and Systems for Video Technology, 8(7), 878\u2013891.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR23","unstructured":"Chen, Y.-K. (2010) Multimedia signal processing on platforms with multiple cores, tutorials IV. IEEE International Conference Multimedia Expo, Singapore."},{"issue":"11","key":"1160_CR24","doi-asserted-by":"crossref","first-page":"1658","DOI":"10.1109\/TCSVT.2009.2031463","volume":"19","author":"Y Pang","year":"2009","unstructured":"Pang, Y., Yang, S., et al. (2009). A framework for heuristic scheduling for parallel processing on multi-core architecture: a case study with multiview video coding. IEEE Transactions on Circuits and Systems for Video Technology, 19(11), 1658\u20131666.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"2","key":"1160_CR25","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MM.2005.35","volume":"25","author":"P Kongetira","year":"2005","unstructured":"Kongetira, P., Aingaran, K., & Olukotun, K. (2005). Niagara: A 32-way multithreaded sparc processor. IEEE Micro, 25(2), 21\u201329.","journal-title":"IEEE Micro"},{"issue":"4","key":"1160_CR26","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1109\/MM.2008.57","volume":"28","author":"M Garland","year":"2008","unstructured":"Garland, M., Grand, S. L., Nickolls, J., Anderson, J., Hardwick, J., Morton, S., Phillips, E., Zhang, Y., & Volkov, V. (2008). Parallel computing experiences with CUDA. IEEE Micro, 28(4), 13\u201327.","journal-title":"IEEE Micro"},{"issue":"5","key":"1160_CR27","doi-asserted-by":"crossref","first-page":"559","DOI":"10.1147\/rd.515.0559","volume":"51","author":"T Chen","year":"2007","unstructured":"Chen, T., Raghavan, R., Dale, J. N., & Iwata, E. (2007). Cell broadband engine architecture and its first implementation: A performance view. IBM Journal of Research and Development, 51(5), 559\u2013572.","journal-title":"IBM Journal of Research and Development"},{"issue":"8","key":"1160_CR28","doi-asserted-by":"crossref","first-page":"688","DOI":"10.1109\/TCSVT.2002.800860","volume":"12","author":"M Berekovic","year":"2002","unstructured":"Berekovic, M., Stolberg, H. J., & Pirsch, P. (2002). Multi-core system: Onchip architecture for MPEG-4 streaming video. IEEE Transactions on Circuits and Systems for Video Technology, 12(8), 688\u2013699.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"3","key":"1160_CR29","doi-asserted-by":"crossref","first-page":"378","DOI":"10.1109\/TCSVT.2004.842620","volume":"15","author":"Y-W Huang","year":"2005","unstructured":"Huang, Y.-W., Hsieh, B.-Y., Chen, T.-C., & Chen, L.-G. (2005). Analysis, fast algorithm, and VLSI architecture design for H.264\/AVC intra frame coder. IEEE Transactions on Circuits and Systems for Video Technology, 15(3), 378\u2013401.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR30","unstructured":"Lin, Y.-K., Ku, C.-W., Li, D.-W., Chang, T.-S. (2009). A 140-Mhz 94 K Gates HD1080p 30-Frames\/S Intra-Only Profile H.264 encoder. IEEE Transactions on Circuits and Systems for Video Technology, 19(3)."},{"key":"1160_CR31","doi-asserted-by":"crossref","unstructured":"Ku, C.-W., Cheng, C.-C., Yu, G.-S., Tsai, M.-C., Chang, T.-S. (2006). A high-definition H.264\/AVC intra-frame codec IP for digital video and still camera applications. IEEE Transactions on Circuits and Systems for Video Technology, 16(8).","DOI":"10.1109\/TCSVT.2006.879992"},{"key":"1160_CR32","unstructured":"Huang, Y.-W., et al. (2005). A 1.3 TOPS H.264\/AVC single-chip encoder for HDTV applications. IEEE ISSCC Digest of Technical Papers, 128\u2013129."},{"issue":"6","key":"1160_CR33","doi-asserted-by":"crossref","first-page":"673","DOI":"10.1109\/TCSVT.2006.873163","volume":"16","author":"TC Chen","year":"2006","unstructured":"Chen, T. C., et al. (2006). Analysis and Architecture Design of an HD720p 30 Frames\/s H.264\/AVC Encoder. IEEE Transactions on Circuits and Systems for Video Technology, 16(6), 673\u2013688.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR34","unstructured":"Chang, H. C., et al. (2007). A 7\u00a0mW-to-183\u00a0mW Dynamic Quality-Scalable H.264 video encoder chip. ISSCC Digest of Technical Papers, 280\u2013281."},{"issue":"12","key":"1160_CR35","doi-asserted-by":"crossref","first-page":"1739","DOI":"10.1109\/TCSVT.2009.2026958","volume":"19","author":"H-C Chang","year":"2009","unstructured":"Chang, H.-C., Chen, J.-W., Wu, B.-T., Ching-Lung, S., Wang, J.-S., & Guo, J.-I. (2009). A dynamic quality-adjustable H.264 video encoder for power-aware video applications. IEEE Transactions on Circuits and Systems for Video Technology, 19(12), 1739\u20131754.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR36","unstructured":"Liu, Z., Song, Y., Shao, M., Li, S., Li, L., Ishiwata, S., Nakagawa, M., Goto, S., Ikenaga, T. (2007). A 1.41\u00a0W H.264\/AVC real-time encoder SoC for HDTV1080P. VLSI Circuits Symposium Digest, 12\u201313."},{"key":"1160_CR37","doi-asserted-by":"crossref","unstructured":"Liu, Z., Song, Y., Goto, S., et al. (2009). HDTV 1080P H.264\/AVC encoder chip design and performance analysis, IEEE Journal of Solid-state Circuits, 44(2).","DOI":"10.1109\/JSSC.2008.2010797"},{"key":"1160_CR38","doi-asserted-by":"crossref","unstructured":"Liu, Z., Song, Y., Shao, M., Li, S., Li, L., Goto, S., Ikenaga, T. (2007). 32-parallel SAD tree hardwired engine for variable block size motion estimation in HDTV1080P real-time encoding application. Proc IEEE Workshop Signal Process System, 675\u2013680.","DOI":"10.1109\/SIPS.2007.4387630"},{"key":"1160_CR39","unstructured":"Lin, Y. K., Li, D.-W., Lin, C.-C., Kuo, T. Y., Wu, S. J., Tai, W. C., Chang, T.-S., A 242\u00a0mW, 10\u00a0mm2 1080p H. 264\/AVC high profile encoder chip, Proceedings of the 45th annual conference on Design Automation, pp. 78\u201383, June 8\u201313, Anaheim, California, USA."},{"key":"1160_CR40","unstructured":"Lin, Y.-K., et al. (2008). A 242\u00a0mW 10\u00a0mm2 1080P H.264\/AVC high-profile encoder chip. ISSCC Dig Tech Paper, 314\u2013615."},{"key":"1160_CR41","unstructured":"Chen, Y.-H., Chuang, T.-D., Chen, Y.-J., Li, C.-T., Hsu, C.-J., Chien, S.-Y., Chen, L. G. (2008). An H.264\/AVC scalable extension and high profile HDTV 1080p encoder chip. 2008 Symposium on VLSI Circuits Digest of Technical Papers, 104\u2013105."},{"key":"1160_CR42","unstructured":"Chen, T.-C., et al. (2007). 2.8 to 67.2\u00a0mW low-power and power-aware H.264 encoder for mobile applications. VLSI Circuits Symposium Digest, 222\u2013223."},{"issue":"8","key":"1160_CR43","doi-asserted-by":"crossref","first-page":"1118","DOI":"10.1109\/TCSVT.2009.2020323","volume":"19","author":"Y-H Chen","year":"2009","unstructured":"Chen, Y.-H., Chen, T.-C., Tsai, C.-Y., Tsai, S.-F., & Chen, L.-G. (2009). Algorithm and architecture design of power-oriented H.264\/AVC baseline profile encoder for portable devices. IEEE Transactions on Circuits and Systems for Video Technology, 19(8), 1118\u20131128.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR44","doi-asserted-by":"crossref","unstructured":"Mochizuki, S., Shibayama, T., et al. (2008). A 64\u00a0mW high picture quality H.264\/MPEG-4 video codec ip for hd mobile applications in 90\u00a0nm CMOS. IEEE Journal of Solid-State Circuits, 43(11).","DOI":"10.1109\/JSSC.2008.2004534"},{"key":"1160_CR45","doi-asserted-by":"crossref","unstructured":"Iwata, K., Mochizuki, S., Kimura, M., et al. (2009). A 256\u00a0mW 40 Mbps full-HD H.264 high-profile codec featuring a dual-macroblock pipeline architecture in 65\u00a0nm CMOS. IEEE Journal of Solid-State Circuits, 44(4).","DOI":"10.1109\/JSSC.2009.2014025"},{"key":"1160_CR46","unstructured":"Ding, L.-F., Chen, W.-Y., Tsung, P.-K., Chuang, T.-D., Chiu, H.-K., Chen, Y.-H., Hsiao, P.-H., Chien, S.-Y., Chen, T.-C., Lin, P.-C., Chang, C.-Y., Chen, W.-L., Chen, L.-G. (2009). A 212 MPixels\/s 4096 x 2160p multiview video encoder chip for 3D\/quad HDTV applications. IEEE ISSCC Digest of Technical Papers."},{"issue":"1","key":"1160_CR47","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1109\/JSSC.2009.2031787","volume":"45","author":"L-F Ding","year":"2010","unstructured":"Ding, L.-F., Chen, W.-Y., et al. (2010). A 212 MPixels\/s 4096 2160p multiview video encoder chip for 3D\/Quad full HDTV applications. IEEE Journal of Solid-State Circuits, 45(1), 46\u201358.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1160_CR48","doi-asserted-by":"crossref","unstructured":"Qiu, Y., Badawy, W., Turney, R. (2009). An architecture for programmable multi-core IP accelerated platform with an advanced application of H.264 codec implementation. Journal of Signal Processing Systems, 123\u2013137.","DOI":"10.1007\/s11265-008-0267-6"},{"key":"1160_CR49","unstructured":"Nitta, K., Ikeda, M. (2008). An H.264\/AVC High422 Profile and MPEG-2 422 Profile Encoder LSI for HDTV Broadcasting Infrastructures. International Symposium on VLSI Circuits."},{"key":"1160_CR50","unstructured":"Matsui, H., Ogawa, T., et al. (2011). An H.264 Full HD 60i double speed encoder IP supporting both MBAFF and field-pic structure. 2011 International Symposium on VLSI Design. Automation and Test (VLSI-DAT), Taiwan."},{"issue":"6","key":"1160_CR51","doi-asserted-by":"crossref","first-page":"499","DOI":"10.1631\/jzus.C1000201","volume":"12","author":"W Liang","year":"2011","unstructured":"Liang, W., Ding, D.-d., Juan, D. U., & Bin-bin Yu, L. Y. (2011). An efficient hardware design for HDTV H.264\/AVC encoder. Journal of Zhejiang University-Science C (Comput & Electron), 12(6), 499\u2013506.","journal-title":"Journal of Zhejiang University-Science C (Comput & Electron)"},{"key":"1160_CR52","unstructured":"Yin, H. B., Qi, H. G., Jia, H., Xie, D., Gao, W. (2010). Efficient Macroblock Pipeline Structure in High Definition AVS Video Encoder VLSI Architecture. 2010 I.E. International Symposium on Circuits and Systems (ISCAS 2010) Paris, France."},{"key":"1160_CR53","doi-asserted-by":"publisher","unstructured":"Yin, H., (2013). Algorithm and VLSI Architecture Design for MPEG-Like High Definition Video Coding-AVS Video Coding from Standard Specification to VLSI Implementation, Chapter 8 in Advanced Video Coding for Next-Generation Multimedia Services, ISBN 978-953-51-0929-7, doi: 10.5772\/45846 , (Book Chapter).","DOI":"10.5772\/45846"},{"issue":"2","key":"1160_CR54","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/MCAS.2007.4299440","volume":"7","author":"C-J Lian","year":"2007","unstructured":"Lian, C.-J., Chien, S.-Y., Lin, C.-P., Tseng, P.-C., & Chen, L.-G. (2007). Power aware multimedia: concepts and design perspectives. IEEE Circuits and Systems Magazine, 7(2), 26\u201334.","journal-title":"IEEE Circuits and Systems Magazine"},{"issue":"6","key":"1160_CR55","doi-asserted-by":"crossref","first-page":"757","DOI":"10.1109\/92.974890","volume":"9","author":"M Bhardwaj","year":"2001","unstructured":"Bhardwaj, M., Min, R., & Chandrakasan, A. P. (2001). Quantifying and enhancing power awareness of VLSI systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(6), 757\u2013772.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1160_CR56","doi-asserted-by":"crossref","unstructured":"\ufeffYu-Wen Huang, Ching-Yeh Chen, et al., Survey on Block Matching Motion Estimation Algorithms and Architectures with New Results, Journal of VLSI Signal Processing, vol. 42, pp. 297\u2013320, 2006.","DOI":"10.1007\/s11265-006-4190-4"},{"issue":"4","key":"1160_CR57","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1109\/TCSVT.2006.872783","volume":"16","author":"Y-W Huang","year":"2006","unstructured":"Huang, Y.-W., Hsieh, B.-Y., Chien, S.-Y., Ma, S.-Y., & Chen, L.-G. (2006). Analysis and complexity reduction of multiple reference frames motion estimation in H.264\/AVC. IEEE Transactions on Circuits and Systems for Video Technology, 16(4), 507\u2013522.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"5","key":"1160_CR58","doi-asserted-by":"crossref","first-page":"669","DOI":"10.1109\/76.856445","volume":"10","author":"ZL He","year":"2000","unstructured":"He, Z. L., Tsui, C. Y., & Liou, M. L. (2000). Low-power VLSI design for motion estimation using adaptive pixel truncation. IEEE Transactions on Circuits and Systems for Video Technology, 10(5), 669\u2013678.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"3","key":"1160_CR59","doi-asserted-by":"crossref","first-page":"578","DOI":"10.1109\/TCSI.2005.858488","volume":"53","author":"C-Y Chen","year":"2006","unstructured":"Chen, C.-Y., Chien, S.-Y., et al. (2006). Analysis and architecture design of variable block-size motion estimation for H.264\/AVC. IEEE Transactions on Circuits and Systems I: Regular Papers, 53(3), 578\u2013593.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"2","key":"1160_CR60","doi-asserted-by":"crossref","first-page":"242","DOI":"10.1109\/TCSVT.2006.887130","volume":"17","author":"T-C Chen","year":"2007","unstructured":"Chen, T.-C., Tsai, C.-Y., Huang, Y.-W., & Chen, L.-G. (2007). Single reference frame multiple current macroblocks scheme for multiple reference frame motion estimation in H.264\/AVC. IEEE Transactions on Circuits and Systems for Video Technology, 17(2), 242\u2013247.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR61","unstructured":"Lin, Y.-K., Lin, C.-C., Kuo, T.-Y., Chang, T.-S. (2008). A hardware-efficient H.264\/AVC motion-estimation design for high-definition video. IEEE Transactions on Circuits and Systems for Video Technology, 55(6)."},{"issue":"2","key":"1160_CR62","doi-asserted-by":"crossref","first-page":"728","DOI":"10.1109\/TCE.2009.5174446","volume":"55","author":"J Kim","year":"2009","unstructured":"Kim, J., & Park, T. (2009). A novel VLSI architecture for full-search variable block-size motion estimation. IEEE Transactions Consumer Electronics I, 55(2), 728\u2013733.","journal-title":"IEEE Transactions Consumer Electronics I"},{"issue":"9","key":"1160_CR63","doi-asserted-by":"crossref","first-page":"1242","DOI":"10.1109\/TCSVT.2010.2058476","volume":"20","author":"H Yin","year":"2010","unstructured":"Yin, H., Jia, H., & Gao, W. (2010). A hardware-efficient multi-resolution block matching algorithm and its VLSI architecture for high definition MPEG-like video encoders. IEEE Transactions on Circuits and Systems for Video Technology, 20(9), 1242\u20131254.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"11","key":"1160_CR64","doi-asserted-by":"crossref","first-page":"1646","DOI":"10.1109\/TCSVT.2011.2133230","volume":"21","author":"T-H Tsai","year":"2011","unstructured":"Tsai, T.-H., & Pan, Y.-N. (2011). High efficiency architecture design of real-time QFHD for H.264\/AVC fast block motion estimation. IEEE Transactions on Circuits and Systems for Video Technology, 21(11), 1646\u20131658.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"2","key":"1160_CR65","doi-asserted-by":"crossref","first-page":"206","DOI":"10.1109\/TCSVT.2011.2106274","volume":"21","author":"X Wen","year":"2011","unstructured":"Wen, X., Au, O. C., Xu, J., Lu, F., Cha, R., & Li, J. (2011). Novel RD-optimized VBSME with matching highly data re-usable hardware architecture. IEEE Transactions on Circuits and Systems for Video Technology, 21(2), 206\u2013219.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"7","key":"1160_CR66","doi-asserted-by":"crossref","first-page":"981","DOI":"10.1109\/TCSVT.2011.2165592","volume":"22","author":"K An-Chao Tsai","year":"2012","unstructured":"An-Chao Tsai, K. (2012). Bharanitharan, Jhing-Fa Wang, Kuan-I Lee, Effective search point reduction algorithm and its VLSI architecture for HDT H.264\/AVC variable block size motion estimation. IEEE Transactions on Circuits and Systems for Video Technology, 22(7), 981\u2013998.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR67","unstructured":"Yin, H., Zhang, X., Yan, C. (2013). Buffer structure optimized hardware architecture for efficient hierarchical motion estimation implementation in high definition video encoder. Journal of Real-Time Image Processing, In press."},{"issue":"1","key":"1160_CR68","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/76.981846","volume":"12","author":"J-C Tuan","year":"2002","unstructured":"Tuan, J.-C., Chang, T.-S., & Jen, C.-W. (2002). On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture. IEEE Transactions on Circuits and Systems for Video Technology, 12(1), 61\u201372.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR69","doi-asserted-by":"crossref","unstructured":"Chen, C.-Y., Huang, C.-T., Chen, Y.-H., Chen, L.-G. (2006). Level C+ data reuse scheme for motion estimation with corresponding coding orders, IEEE Transactions on Circuits and Systems for Video Technology, 16(4).","DOI":"10.1109\/TCSVT.2006.871388"},{"key":"1160_CR70","unstructured":"Chen, Y.-H., Chen, T.-C., Tsai, C.-Y., Tsai, S.-F., Chen, L.-G. (2007). Data reuse exploration for low-power motion estimation architecture design in H.264 Encoder. Journal of VLSI Signal Processing, 50(1)."},{"key":"1160_CR71","unstructured":"Chen, T.-C., Huang, Y.-W., Chen, L.-G. (2004). Fully utilized and reusable architecture for fractional motion estimation of H.264\/AVC. Proceedings of IEEE ICASSP (pp. V\u20139\u2013V\u201312)."},{"key":"1160_CR72","unstructured":"Cheng, C.-C., Wang, Y. J., Chang, T.-S. (2005). A fast fractional pel motion estimation algorithm for H.264\/AVC. In Proc VLSI\/CAD Taiwan R.O.C., 181\u2013184."},{"key":"1160_CR73","unstructured":"Yang, C., Goto, S., Ikenaga, T. (2006). High performance VLSI architecture of fractional motion estimation in H.264 for HDTV. In Proc IEEE ISCAS (pp 2605\u20132608)."},{"key":"1160_CR74","unstructured":"Chen, T.-C., Chen, Y.-H., Tsai, C.-Y., Chen, L.-G., Low power and power aware fractional motion estimation of H.264\/AVC for mobile applications. In Proceedings of IEEE international symposium on circuits and systems (ISCAS\u201906)."},{"key":"1160_CR75","doi-asserted-by":"crossref","unstructured":"Su, C.-L., Yang, W.-S., Chen, Y.-L., Li, Y., Chen, C.-W., Guo, J.-I., Tseng, S.-Y. (2006). Low complexity high quality fractional motion estimation algorithm and architecture design for H.264\/AVC. IEEE Asia Pacific Conference on Circuits and Systems, (APCCAS 2006), pp 578\u2013581.","DOI":"10.1109\/APCCAS.2006.342054"},{"issue":"5","key":"1160_CR76","doi-asserted-by":"crossref","first-page":"1074","DOI":"10.1016\/j.jvcir.2006.01.001","volume":"17","author":"JF Chang","year":"2006","unstructured":"Chang, J. F., & Leou, J. J. (2006). A quadratic prediction based fractional-pixel motion estimation algorithm for H.264. Journal of Visual Communication and Image Representation, 17(5), 1074\u20131089.","journal-title":"Journal of Visual Communication and Image Representation"},{"issue":"4","key":"1160_CR77","doi-asserted-by":"crossref","first-page":"756","DOI":"10.1093\/ietfec\/e90-a.4.756","volume":"90-A","author":"M Shao","year":"2007","unstructured":"Shao, M., Liu, Z. Y., Goto, S., & Ikenaga, T. (2007). Lossless VLSI oriented full computation reusing algorithm for H.264\/AVC fractional motion estimation. IEIEC Transactions on Fundmentals, 90-A(4), 756\u2013763.","journal-title":"IEIEC Transactions on Fundmentals"},{"key":"1160_CR78","doi-asserted-by":"crossref","unstructured":"Wang, Y.-J., Cheng, C.-C., Chang, T.-S., A fast algorithm and Its VLSI architecture for fractional motion estimation for H.264\/MPEG-4 AVC video coding. IEEE Transactions on Circuits and Systems for Video Technology, 17(5).","DOI":"10.1109\/TCSVT.2007.894050"},{"issue":"3","key":"1160_CR79","doi-asserted-by":"crossref","first-page":"335","DOI":"10.1007\/s11265-008-0213-7","volume":"53","author":"Y-H Chen","year":"2008","unstructured":"Chen, Y.-H., Chen, T.-C., Chien, S.-Y., Huang, Y.-W., & Chen, L.-G. (2008). VLSI architecture design of fractional motion estimation for H.264\/AVC. Journal of Signal Processing Systems, 53(3), 335\u2013347.","journal-title":"Journal of Signal Processing Systems"},{"key":"1160_CR80","unstructured":"Lu, L., McCanny, J. V., Sezer, S. (2009). Subpixel interpolation architecture for multi-standard video motion estimation. IEEE Transactions on Circuits and Systems for Video Technology, 19(12)."},{"issue":"4","key":"1160_CR81","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1109\/JSSC.2011.2109550","volume":"46","author":"D Zhou","year":"2011","unstructured":"Zhou, D., Zhou, J., He, X., Zhu, J., Kong, J., Liu, P., & Goto, S. (2011). A 530 Mpixels\/s 4096 2160@60 fpsH.264\/AVC high profile video decoder chip. IEEE Journal of Solid-State Circuits, 46(4), 777\u2013788.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"9","key":"1160_CR82","first-page":"633","volume":"25","author":"HB Yin","year":"2010","unstructured":"Yin, H. B., Qi, H., Jia, H. Z., Zhu, C., & Xie, X. D. (2010). Algorithm analysis and architecture design for rate distortion optimized mode decision in high definition AVS video encoder. Signal Processing: Image Communication, 25(9), 633\u2013647.","journal-title":"Signal Processing: Image Communication"},{"issue":"6","key":"1160_CR83","doi-asserted-by":"crossref","first-page":"894","DOI":"10.1109\/TCSVT.2010.2046059","volume":"20","author":"H-Y Lin","year":"2010","unstructured":"Lin, H.-Y., Wu, K.-H., Liu, B.-D., & Yang, J.-F. (2010). An efficient VLSI architecture for transform-based intra prediction in H.264\/AVC. IEEE Transactions on Circuits and Systems for Video Technology, 20(6), 894\u2013906.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR84","doi-asserted-by":"crossref","unstructured":"Yin, H., Zhu, C., Zhou, B., Jia, H. (2011). Adaptive integer-precision lagrange multiplier selection for high performance AVS video coding. SPIE Visual Communications and Image Processing, Tainan, Taiwan.","DOI":"10.1109\/VCIP.2011.6115945"},{"key":"1160_CR85","doi-asserted-by":"crossref","unstructured":"Marpe, D., Schwarz, H., & Wiegand, T. (2003). Context-based adaptive binary arithmetic coding in the H.264\/AVC video compression standard. IEEE Transactions on Circuits and Systems for Video Technology, 620\u2013636.","DOI":"10.1109\/TCSVT.2003.815173"},{"key":"1160_CR86","unstructured":"Tsai, C. H., Chen, Y. J., Chen, L. G. (2005). Analysis and architecture design for multi-symbol arithmetic encoder in H.264\/AVC. Proceedings of International SoC Design Conference, 60\u201363."},{"key":"1160_CR87","doi-asserted-by":"crossref","unstructured":"Shojania, H., Sudharsanan, S. (2005). A high performance cabac encoder. Proceedings of NEWCAS, 315\u2013318..","DOI":"10.1109\/NEWCAS.2005.1496683"},{"key":"1160_CR88","unstructured":"Li, L., Song, Y., Ikenaga, T., Goto, S. (2006). A CABAC encoding core with dynamic pipeline for H.264\/AVC main profile. IEEE Asia Pacific Conference on Circuits and Systems, (APCCAS 2006), pp. 760\u2013763"},{"key":"1160_CR89","doi-asserted-by":"crossref","unstructured":"Chen, Y. J., Tsai, C. H., Chen, L. G. (2006). Architecture design of area efficient SRAM-based multi-symbol arithmetic encoder in H.264\/AVC. IEEE International Symposium on Circuits and Systems, 2621\u20132624.","DOI":"10.1109\/ISCAS.2006.1693161"},{"issue":"11","key":"1160_CR90","doi-asserted-by":"crossref","first-page":"1376","DOI":"10.1109\/TCSVT.2006.883508","volume":"16","author":"RR Osorio","year":"2006","unstructured":"Osorio, R. R., & Bruguera, J. D. (2006). High-throughput architecture for H.264\/AVC CABAC compression system. IEEE Transactions on Circuits and Systems for Video Technology, 16(11), 1376\u20131384.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"1","key":"1160_CR91","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/JSSC.2011.2169310","volume":"47","author":"V Sze","year":"2012","unstructured":"Sze, V., & Chandrakasan, A. P. (2012). A highly parallel and scalable CABAC decoder for next generation video coding. IEEE Journal of Solid-State Circuits, 47(1), 8\u201322.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1160_CR92","unstructured":"Chen, J.-L., Lin, Y.-K., Chang, T.-S. (2007). A low cost context adaptive arithmetic coder for H.264\/MPEG4 AVC video coding. IEEE International Conference on Acoustics, Speech and Signal Processing, (ICASSP 2007), pp II-105-II-108."},{"key":"1160_CR93","unstructured":"Liu, P. S., Chen, J. W., & Lin, Y. L. (2007). A hardwired context-based adaptive binary arithmetic encoder for H.264 advanced video coding. Proceedings of International Symposium on VLSI Design, Automation, and Test, 180\u2013183."},{"key":"1160_CR94","doi-asserted-by":"crossref","first-page":"681","DOI":"10.1109\/TCE.2008.4560147","volume":"54","author":"W Zheng","year":"2008","unstructured":"Zheng, W., Li, D. X., Shi, B., Le, H. S., & Zhang, M. (2008). Efficient Pipelined CABAC Encoding Architecture. IEEE Transactions on Consumer Electronics, 54, 681\u2013686.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"1160_CR95","doi-asserted-by":"crossref","unstructured":"Pastuszak, G. (2008). A high-performance architecture of the double-mode binary coder for H.264\/AVC. IEEE Transactions on Circuits and Systems for Video Technology, 18(7).","DOI":"10.1109\/TCSVT.2008.920743"},{"key":"1160_CR96","doi-asserted-by":"crossref","first-page":"2529","DOI":"10.1109\/TCE.2010.5681137","volume":"54","author":"JW Chen","year":"2010","unstructured":"Chen, J. W., Wu, L. C., Liu, P. S., & Lin, Y. L. (2010). A High-throughput Fully Hardwired CABAC Encoder for QFHD H.264\/AVC Main Profile Video. IEEE Transactions on Consumer Electronics, 54, 2529\u20132536.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"1160_CR97","unstructured":"Tian, X., Le, T. M., Jiang, X., Lian, Y. (2009). Full RDO-support power-aware CABAC encoder with efficient context access. IEEE Transactions on Circuits and Systems for Video Technology, 19(9)."},{"key":"1160_CR98","doi-asserted-by":"crossref","unstructured":"Chen-Han Tsai, Chi-Sun Tang, and Liang-Gee Chen, A Flexible fully hardwired CABAC encoder for UHDTV H.264\/AVC high profile video, IEEE Transactions on Consumer Electronics, Vol. 58, No. 4,pp. 1329\u20131337, 2012","DOI":"10.1109\/TCE.2012.6415003"},{"issue":"4","key":"1160_CR99","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1049\/iet-ipr.2010.0473","volume":"6","author":"S-F Lei","year":"2012","unstructured":"Lei, S.-F., Lo, C.-C., Kuo, C.-C., & Shieh, M.-D. (2012). Low-power context-based adaptive binary arithmetic encoder using an embedded cache. IET Image Processing, 6(4), 309\u2013317.","journal-title":"IET Image Processing"},{"key":"1160_CR100","unstructured":"Huang, Y. W., Chen, T. W., Hsieh, B. Y., Wang, T. C., Chang, T. H., Chen, L. G. (2003). Architecture design for deblocking filter in H.264\/JVT\/AVC. IEEE International Conference on Multimedia and Expo."},{"key":"1160_CR101","first-page":"24","volume":"1","author":"B Sheng","year":"2004","unstructured":"Sheng, B., Gao, W., & Yu, D. (2004). An implemented architecture of deblocking filter for H.264\/AVC. International Conference on Image Processing, 1, 24\u201327.","journal-title":"International Conference on Image Processing"},{"issue":"1","key":"1160_CR102","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1109\/TCE.2005.1405728","volume":"51","author":"S-C Chang","year":"2005","unstructured":"Chang, S.-C., Peng, W.-H., Wang, S.-H., & Chiang, T. (2005). A platform based bus-interleaved architecture for deblocking filter in H.264\/MPEG-4 AVC. IEEE Transactions on Consumer Electronics, 51(1), 249\u2013255.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"1160_CR103","doi-asserted-by":"crossref","unstructured":"Khurana, G., Kassim, A. A., Chua, T. P., Mi, M. B. (2006). A pipelined hardware implementation of in-loop deblocking filter in H.264\/AVC. IEEE Transactions on Consumer Electronics, 52(2).","DOI":"10.1109\/TCE.2006.1649676"},{"issue":"7","key":"1160_CR104","doi-asserted-by":"crossref","first-page":"530","DOI":"10.1109\/TCSII.2006.875323","volume":"53","author":"C-C Cheng","year":"2006","unstructured":"Cheng, C.-C., Chang, T.-S., & Lee, K.-B. (2006). An in-place architecture for deblocking filter in H.264\/AVC. IEEE Transactions on Circuits and Systems II, 53(7), 530\u2013534.","journal-title":"IEEE Transactions on Circuits and Systems II"},{"key":"1160_CR105","unstructured":"Liu, T.-M., Lee, W.-P., Lee, C.-Y. (2007). An in\/post-loop deblocking filter with hybrid filtering schedule. IEEE Transactions on Circuits and Systems for Video Technology, 17(7)."},{"issue":"8","key":"1160_CR106","doi-asserted-by":"crossref","first-page":"1072","DOI":"10.1109\/TVLSI.2008.2000516","volume":"16","author":"CM Chen","year":"2008","unstructured":"Chen, C. M., & Chen, C. H. (2008). Configurable VLSI architecture for deblocking filter in H.264\/AVC. IEEE Transactions one Very Large Scale Integration Systems, 16(8), 1072\u20131082.","journal-title":"IEEE Transactions one Very Large Scale Integration Systems"},{"issue":"3","key":"1160_CR107","doi-asserted-by":"crossref","first-page":"363","DOI":"10.1109\/TCSVT.2008.918437","volume":"18","author":"K Xu","year":"2008","unstructured":"Xu, K., & Choy, C. S. (2008). A five-stage pipeline, 204\u00a0cycles\/MB, single-port SRAM-based deblocking filter for H.264\/AVC. IEEE Transactions on Circuits and Systems for Video Technology, 18(3), 363\u2013374.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR108","unstructured":"Tobajas, F., Callic\u00f3, G. M., P\u00e9rez, P. A., de Armas, V., Sarmiento, R. (2008). An efficient double-filter hardware architecture for H.264\/AVC deblocking filtering. IEEE Trans Consumer Electronics, 54(1)."},{"key":"1160_CR109","doi-asserted-by":"crossref","unstructured":"Parlak, M., Hamzaoglu, I. (2008). Low power H.264 deblocking filter hardware implementations. IEEE Trans Consumer Electronics, 54(2).","DOI":"10.1109\/TCE.2008.4560164"},{"issue":"4","key":"1160_CR110","doi-asserted-by":"crossref","first-page":"2248","DOI":"10.1109\/TCE.2009.5373795","volume":"55","author":"T-H Tsai","year":"2009","unstructured":"Tsai, T.-H., & Pan, Y.-N. (2009). High efficient H.264\/AVC deblocking filter architecture for real-time QFHD. IEEE Transactions on Consumer Electronics, 55(4), 2248\u20132256.","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"6","key":"1160_CR111","doi-asserted-by":"crossref","first-page":"838","DOI":"10.1109\/TVLSI.2008.2008456","volume":"17","author":"YC Lin","year":"2009","unstructured":"Lin, Y. C., & Lin, Y. L. (2009). A two-result-per-cycle deblocking filter architecture for QFHD H.264\/AVC decoder. IEEE Transactions on Very Large Scale Integration Systems, 17(6), 838\u2013843.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"issue":"4","key":"1160_CR112","doi-asserted-by":"crossref","first-page":"2812","DOI":"10.1109\/TCE.2010.5681173","volume":"56","author":"Y-K Lai","year":"2010","unstructured":"Lai, Y.-K., Chen, L.-F., & Chiou, W.-C. (2010). A memory interleaving and interlacing architecture for deblocking filter in H.264\/AVC. IEEE Transactions on Consumer Electronics, 56(4), 2812\u20132818.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"1160_CR113","doi-asserted-by":"crossref","unstructured":"Chung, H.-C., Chen, Z.-Y., Chang, P.-C. (2011). Low power architecture design and hardware implementations of deblocking filter in H.264\/AVC. IEEE Transactions on Consumer Electronics, 57(2).","DOI":"10.1109\/TCE.2011.5955212"},{"key":"1160_CR114","doi-asserted-by":"crossref","unstructured":"Pieters, B., Hollemeersch, C.-F. J., De Cock, J., Lambert, P., De Neve, W., Van de Walle, R. (2011). Parallel deblocking filtering in MPEG-4 AVC\/H.264 on massively parallel architectures. IEEE Transactions on Circuits and Systems for Video Technology, 21(1).","DOI":"10.1109\/TCSVT.2011.2105553"},{"issue":"3","key":"1160_CR115","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1007\/s11265-011-0584-z","volume":"66","author":"R Khraisha","year":"2012","unstructured":"Khraisha, R., & Lee, J. (2012). A bit-rate aware scalable H.264\/AVC deblocking filter using dynamic partial reconfiguration. Journal of Signal Processing Systems, 66(3), 225\u2013234.","journal-title":"Journal of Signal Processing Systems"},{"issue":"2","key":"1160_CR116","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1007\/s11265-011-0652-4","volume":"69","author":"M Torabi","year":"2012","unstructured":"Torabi, M., & Vafaei, A. (2012). A fast architecture for H.264\/AVC deblocking filter using a clock cycles saving process. Journal of Signal Processing Systems, 69(2), 189\u2013196.","journal-title":"Journal of Signal Processing Systems"},{"key":"1160_CR117","doi-asserted-by":"crossref","unstructured":"Zheng, J., Wu, D., Deng, L., Xie, D., Gao, W. (2006). A motion vector predictor architecture for AVS and MPEG-2 HDTV decoder, 7th Pacific-Rim Conference on Multimedia (PCM 2006), Hangzhou, China, pp 424\u2013431, Nov. 2\u20134.","DOI":"10.1007\/11922162_49"},{"key":"1160_CR118","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-013-0808-5","author":"H Yin","year":"2013","unstructured":"Yin, H., Li, S., Qi, H., & Hu, H. (2013). A regular VLSI architecture of motion vector prediction for multiple-standard MPEG-like video codec. Journal of Signal Processing Systems. doi: 10.1007\/s11265-013-0808-5 .In press","journal-title":"Journal of Signal Processing Systems"},{"key":"1160_CR119","doi-asserted-by":"crossref","unstructured":"Yoo, K., Sohn, K., Hardware design of motion data decoding process for H.264\/AVC. Signal Processing: Image Communication, 25, 208\u2013223.","DOI":"10.1016\/j.image.2009.12.001"},{"issue":"2","key":"1160_CR120","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/TCSVT.2009.2031518","volume":"20","author":"C-H Kuo","year":"2010","unstructured":"Kuo, C.-H., Chang, L.-C., & Fan, K.-W. (2010). Hardware\/software codesign of a low-cost rate control scheme for H.264\/AVC. IEEE Transactions on Circuits and Systems for Video Technology, 20(2), 250\u2013261.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"2","key":"1160_CR121","doi-asserted-by":"crossref","first-page":"193","DOI":"10.1109\/TCSVT.2008.2009255","volume":"19","author":"X Li","year":"2009","unstructured":"Li, X., Oertel, N., et al. (2009). Laplace distribution based Lagrangian rate distortion optimization for hybrid video coding. IEEE Transactions on Circuits and Systems for Video Technology, 19(2), 193\u2013205.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR122","doi-asserted-by":"crossref","unstructured":"Dong, J., Ling, N. (2009). A context-adaptive prediction scheme for parameter estimation in H.264-AVC macroblock layer rate control. IEEE Transactions on Circuits and Systems for Video Technology, 19(8).","DOI":"10.1109\/TCSVT.2009.2020338"},{"key":"1160_CR123","doi-asserted-by":"crossref","unstructured":"Sanz-Rodr\u00edguez S, del-Ama-Esteban O, D\u00edaz-de-Maria F (2010) Cauchy-density-based basic unit layer rate controller for H.264\/AVC, IEEE Transactions on Circuits and Systemss for Video Technology, 1139\u20131143","DOI":"10.1109\/TCSVT.2010.2051369"},{"key":"1160_CR124","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2014.2380232","author":"H Yin","year":"2015","unstructured":"Yin, H., Yang, E., & Yu, X. (2015). Fast soft decision quantization with adaptive preselection and dynamic trellis graph. IEEE Transactions on Circuits and Systems for Video Technology. doi: 10.1109\/TCSVT.2014.2380232 .In press","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR125","doi-asserted-by":"crossref","unstructured":"Ren, H., Fan, Y., Chen, X., Zeng, X., (2012). A 16-pixel Parallel Architecture with Block-level\/Mode-level Co-reordering Approach for Intra Prediction in 4kx2k H.264\/AVC Video Encoder. The 17th Asia and South Pacific Design Automation Conference (ASP-DAC), Sydney.","DOI":"10.1109\/ASPDAC.2012.6165065"},{"key":"1160_CR126","unstructured":"Sullivan, G. J. (2005). Adaptive quantization encoding technique using an equal expected-value rule. Joint Video Team of ISO\/IEC and ITU-T Doc. JVT-N011, Hong Kong, China, 18\u201321."},{"key":"1160_CR127","doi-asserted-by":"crossref","unstructured":"Yang, E.-H., Yu, X. (2006). Rate distortion optimization of H.264 with main profile compatibility. Proc IEEE Int Symp Information Theory, Seattle, WA, pp. 282\u2013286.","DOI":"10.1109\/ISIT.2006.261850"},{"key":"1160_CR128","doi-asserted-by":"crossref","first-page":"1431","DOI":"10.1109\/83.855437","volume":"9","author":"J Wen","year":"2000","unstructured":"Wen, J., Luttrell, M., & Villasenor, J. (2000). Trellis-based R-D optimal quantization in H.263+. IEEE Transactions on Image Processing, 9, 1431\u20131434.","journal-title":"IEEE Transactions on Image Processing"},{"key":"1160_CR129","doi-asserted-by":"crossref","first-page":"1774","DOI":"10.1109\/TIP.2007.896685","volume":"16","author":"E-H Yang","year":"2007","unstructured":"Yang, E.-H., & Yu, X. (2007). Rate distortion optimization for H.264 inter-frame coding: a general framework and algorithms. IEEE Transactions on Image Processing, 16, 1774\u20131784.","journal-title":"IEEE Transactions on Image Processing"},{"key":"1160_CR130","unstructured":"Karczewicz, M., Ye, Y., Chong, I. (2008). Rate Distortion Optimized Quantization. ITU-T SG16\/Q.6 Doc. VCEG-AH21, Antalya, Turkey, 12\u201313."},{"key":"1160_CR131","doi-asserted-by":"crossref","unstructured":"Xiao, M., Wen, J., Chen, J., Tao, P. (2010).An efficient algorithm for joint QP and quantization optimization for H.264\/AVC. In: Proceedings of the 2010 International Conference on Image Processing, pp.1233\u20131236, Hong Kong, China","DOI":"10.1109\/ICIP.2010.5652387"},{"key":"1160_CR132","unstructured":"Wen, J. T., Xiao, M., Chen, J., Tao, P., Wang, C. (2010). Fast rate distortion optimized quantization For H.264\/AVC. Data Compression Conference, Snowbird, Salt Lake."},{"key":"1160_CR133","doi-asserted-by":"crossref","unstructured":"Huang, T.-Y., Kao, C.-K., Chen, H. H. (2013). Acceleration of rate-distortion optimized quantization for H.264\/AVC. 2013 IEEE International Symposium on Circuits and Systems (ISCAS), 473\u2013476.","DOI":"10.1109\/ISCAS.2013.6571883"},{"key":"1160_CR134","unstructured":"He, J., Yang, F. (2013). High-speed implementation of rate-distortion optimized quantization for H.264\/AVC. Signal, Image and Video Processing."},{"key":"1160_CR135","unstructured":"ITU-T and ISO\/IEC JTC 1 (2003). Advanced Video Coding for generic audio-visual service. ITU T Rec. H.264 and ISO\/IEC 14496-10 (AVC), (and subsequent editions)."},{"key":"1160_CR136","unstructured":"Joint Draft 7.0 on Multiview Video Coding, Joint Video Team of ISO\/IEC MPEG and ITU-T VCEG, ISO\/IEC JTC1\/SC29\/WG11 and ITU-T SG16 Q.6, Apr. 2008."},{"key":"1160_CR137","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","volume":"13","author":"T Wiegand","year":"2003","unstructured":"Wiegand, T., Sullivan, G. J., Bjontegaard, G., & Luthra, A. (2003). Overview of the H.264\/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology, 13, 560\u2013576.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR138","first-page":"793","volume":"19","author":"A Puria","year":"2004","unstructured":"Puria, A., Chen, X., & Luthra, A. (2004). Video coding using the H.264\/MPEG-4 AVC compression standard. Signal Processing: Image Communication, 19, 793\u2013849.","journal-title":"Signal Processing: Image Communication"},{"key":"1160_CR139","doi-asserted-by":"crossref","unstructured":"Dasu, A., Panchanathan, S. (2002). A survey of media processing approaches. IEEE Transactions on Circuits and Systems for Video Technology, 12(8).","DOI":"10.1109\/TCSVT.2002.800866"},{"key":"1160_CR140","doi-asserted-by":"crossref","unstructured":"Liu, Z., Song, Y., Shao, M., Li, S., Li, L., Goto, S., Ikenaga, T. (2007). 32-parallel SAD tree hardwired engine for variable block size motion estimation in HDTV1080P real-time encoding application. Proc IEEE Workshop Signal Processing Systems, 675\u2013680.","DOI":"10.1109\/SIPS.2007.4387630"},{"key":"1160_CR141","unstructured":"Lin, Y.-K., et al. (2008). A 242\u00a0mW 10\u00a0mm2 1080P H.264\/AVC high-profile encoder chip, ISSCC Digest of Technical Paper, 314\u2013615."},{"key":"1160_CR142","doi-asserted-by":"publisher","unstructured":"Yin, H. (2013). Algorithm and VLSI architecture design for MPEG-like high definition video coding-AVS video coding from standard specification to VLSI implementation, Chapter 8 in Advanced Video Coding for Next-Generation Multimedia Services, ISBN 978-953-51-0929-7, doi: 10.5772\/45846 .","DOI":"10.5772\/45846"},{"issue":"3","key":"1160_CR143","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/MCD.2006.1657846","volume":"22","author":"T-C Chen","year":"2006","unstructured":"Chen, T.-C., Fang, H.-C., Lian, C.-J., Tsai, C.-H., Huang, Y.-W., To-Wei Chen, Chen, C.-Y., Chen, Y.-H., Tsai, C.-Y., & Chen, L.-G. (2006). Algorithm analysis and architecture design for HDTV applications - a look at the H.264\/AVC video compressor system. IEEE Circuits and Devices Magazine, 22(3), 22\u201331.","journal-title":"IEEE Circuits and Devices Magazine"},{"key":"1160_CR144","first-page":"139","volume-title":"Computer architecture\u2014a quantitative approach","author":"DA Patterson","year":"1996","unstructured":"Patterson, D. A., & Hennessy, J. L. (1996). Computer architecture\u2014a quantitative approach (2nd ed.pp. 139\u2013177). San Mateo: Morgan Kaufmann.","edition":"2"},{"key":"1160_CR145","doi-asserted-by":"crossref","unstructured":"Yin, H., Li, S., (2013). Multiple target performance evaluation model for HD video encoder VLSI architecture design. SPIE Visual Communications and Image Processing.","DOI":"10.1109\/VCIP.2013.6706350"},{"issue":"2","key":"1160_CR146","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1109\/TCSVT.2008.918114","volume":"18","author":"HF Ates","year":"2008","unstructured":"Ates, H. F., & Altunbasak, Y. (2008). Rate-distortion and complexity optimized motion estimation for H.264 video coding. IEEE Transactions on Circuits and Systems for Video Technology, 18(2), 159\u2013171.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"7","key":"1160_CR147","doi-asserted-by":"crossref","first-page":"1044","DOI":"10.1109\/TCSVT.2009.2022704","volume":"19","author":"H Shim","year":"2009","unstructured":"Shim, H., & Kyung, C.-M. (2009). Selective Search Area Reuse Algorithm for Low External Memory Access Motion Estimation. IEEE Transactions on Circuits and Systems for Video Technology, 19(7), 1044\u20131050.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR148","doi-asserted-by":"crossref","unstructured":"Jaspers, E., de With P. H.N. (2001) Bandwidth reduction for video processing in consumer systems. IEEE Transactions on Consumer Electronics, 47(4).","DOI":"10.1109\/30.982804"},{"issue":"2","key":"1160_CR149","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1109\/TMM.2011.2177079","volume":"14","author":"Y Li","year":"2012","unstructured":"Li, Y., & Zhang, T. (2012). Reducing DRAM Image Data Access Energy Consumption in Video Processing. IEEE Transactions on Multimedia, 14(2), 303\u2013313.","journal-title":"IEEE Transactions on Multimedia"},{"key":"1160_CR150","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1109\/92.784092","volume":"7","author":"PR Panda","year":"1999","unstructured":"Panda, P. R., & Dutt, N. D. (1999). Low-power memory mapping through reducing address bus activity. IEEE Transactions on Very Large Scale (VLSI) Integration Systems, 7, 309\u2013320.","journal-title":"IEEE Transactions on Very Large Scale (VLSI) Integration Systems"},{"key":"1160_CR151","unstructured":"Garrett, D., Stan, M., Dean, A. (1999). Challenges in clock gating for a low power ASIC methodology. Processing Internation Symposium on Low Power Electronic Design, 176\u2013181."},{"issue":"2","key":"1160_CR152","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1109\/TCSVT.2008.2009250","volume":"19","author":"C-C Cheng","year":"2009","unstructured":"Cheng, C.-C., Tseng, P.-C., & Chen, L.-G. (2009). Multi-mode embedded compression codec engine for power aware video coding systems. IEEE Transactions on Circuits and Systems for Video Technology, 19(2), 141\u2013150.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR153","doi-asserted-by":"crossref","unstructured":"Danckaert, K., Masselos, K., Catthoor, F., D. Man H. J., Goutis, C. B, (1999). Strategy for power-efficient design of parallel systems. IEEE Transaction on VLSI Systems, 7(2), 258\u2013265.","DOI":"10.1109\/92.766753"},{"issue":"7","key":"1160_CR154","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1109\/TCSVT.2011.2133750","volume":"21","author":"X Li","year":"2011","unstructured":"Li, X., Wien, M., & Ohm, J.-R. (2011). Rate-complexity-distortion optimization for hybrid video coding. IEEE Transactions on Circuits and Systems for Video Technology, 21(7), 957\u2013970.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR155","unstructured":"Sanz-Rodr\u00edguez, S. (2010). Del-Ama-Esteban, O.; D\u00edaz-de-Maria, F.; Cauchy-density-based basic unit layer rate controller for H.264\/AVC. IEEE Transactions on Circuits and Systems for Video Technology, 1139\u20131143."},{"issue":"1","key":"1160_CR156","first-page":"12","volume":"6","author":"W Ding","year":"1997","unstructured":"Ding, W., & Liu, B. (1997). Rate control of MPEG video coding and recording by rate-quantization modeling, IEEE trans. Circuits and Systems for Video. Technology, 6(1), 12\u201320.","journal-title":"Technology"},{"issue":"1","key":"1160_CR157","doi-asserted-by":"crossref","first-page":"53","DOI":"10.1109\/TCSVT.2011.2105592","volume":"21","author":"Z Zhao","year":"2011","unstructured":"Zhao, Z., & Liang, P. (2011). A statistical analysis of H.264\/AVC FME mode reduction. IEEE Transactions on Circuits and Systems for Video Technology, 21(1), 53\u201361.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"5","key":"1160_CR158","doi-asserted-by":"crossref","first-page":"533","DOI":"10.1109\/83.334987","volume":"3","author":"K Ramchandran","year":"1994","unstructured":"Ramchandran, K., Ortega, A., & Vetterli, M. (1994). Bit allocation for dependent quantization with applications to multiresolution and MPEG video coders. IEEE Transaction on Image Processing, 3(5), 533\u2013545.","journal-title":"IEEE Transaction on Image Processing"},{"issue":"3","key":"1160_CR159","doi-asserted-by":"crossref","first-page":"723","DOI":"10.1109\/TIP.2010.2063708","volume":"20","author":"L Xu","year":"2011","unstructured":"Xu, L., Zhao, D., Ji, X., & Gao, W. (2011). Window-level rate control for smooth picture quality and smooth buffer occupancy. IEEE Transaction on Image Processing, 20(3), 723\u2013734.","journal-title":"IEEE Transaction on Image Processing"},{"key":"1160_CR160","doi-asserted-by":"crossref","unstructured":"Liu, C., Freeman, W. T. (2010). A high-quality video denoising algorithm based on reliable motion estimation. European Conference on Computer Vision (ECCV).","DOI":"10.1007\/978-3-642-15558-1_51"},{"key":"1160_CR161","unstructured":"Wen, J., Luttrell, M., Villasenor, J. (2000). Trellis-based R-D optimal quantization in H.263+. IEEE Transactions on Image Processing, 1431\u20131434."},{"key":"1160_CR162","doi-asserted-by":"crossref","unstructured":"Vanam, R., Riskin, E. A., Ladner R. E. (2009). H.264\/MPEG-4 AVC encoder parameter selection algorithms for complexity distortion tradeoff. In Proceedings of the Data Compression Conference, pp. 372\u2013381.","DOI":"10.1109\/DCC.2009.53"},{"issue":"5","key":"1160_CR163","doi-asserted-by":"crossref","first-page":"596","DOI":"10.1109\/TCSVT.2008.918802","volume":"18","author":"Z He","year":"2008","unstructured":"He, Z., Cheng, W., & Chen, X. (2008). Energy minimization of portable video communication devices based on power-rate-distortion optimization. IEEE Transactions on Circuits and Systems for Video Technology, 18(5), 596\u2013608.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"4","key":"1160_CR164","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TCSVT.2009.2022593","volume":"19","author":"S Li","year":"2009","unstructured":"Li, S., Lu, Y., Wu, F., Li, S., & Gao, W. (2009). Complexity-constrained H.264 video encoding. IEEE Transactions on Circuits and Systems for Video Technology, 19(4), 1\u201315.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"10","key":"1160_CR165","doi-asserted-by":"crossref","first-page":"1436","DOI":"10.1109\/TCSVT.2009.2026810","volume":"19","author":"Y Liang","year":"2009","unstructured":"Liang, Y., & Ahmad, I. (2009). Power and distortion optimization for pervasive video coding. IEEE Transactions on Circuits and Systems for Video Technology, 19(10), 1436\u20131447.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"12","key":"1160_CR166","doi-asserted-by":"crossref","first-page":"1848","DOI":"10.1109\/TCSVT.2010.2087834","volume":"20","author":"CE Rhee","year":"2010","unstructured":"Rhee, C. E., Jung, J.-S., & Lee, H.-J. (2010). A real-time H.264\/AVC encoder with complexity-aware time allocation. IEEE Transactions on Circuits and Systems for Video Technology, 20(12), 1848\u20131864.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR167","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1016\/j.future.2011.04.002","volume":"28","author":"W Ji","year":"2012","unstructured":"Ji, W., Liu, J., Chen, M., & Chen, Y. (2012). Power-efficient video encoding on resource-limited systems: A game-theoretic approach. Future Generation Computer Systems, 28, 427\u2013436.","journal-title":"Future Generation Computer Systems"},{"key":"1160_CR168","doi-asserted-by":"crossref","unstructured":"Yu, G.-S., Chang, T.-S. (2007). Optimal data mapping for motion compensation in H.264 video decoding. Proc. IEEE Workshop on Signal Processing Systems, 505\u2013508.","DOI":"10.1109\/SIPS.2007.4387599"},{"key":"1160_CR169","doi-asserted-by":"crossref","unstructured":"Zhang, P., Gao, W., Wu, D., Xie, D. (2006). An efficient reference frame storage scheme for H.264 HDTV decoder. Proc. IEEE Multimedia Expo.","DOI":"10.1109\/ICME.2006.262511"},{"issue":"3","key":"1160_CR170","doi-asserted-by":"crossref","first-page":"623","DOI":"10.1109\/30.713173","volume":"44","author":"YK Lai","year":"1998","unstructured":"Lai, Y. K., Lai, Y. L., Liu, Y. C., Wu, P. C., & Chen, L. G. (1998). VLSI implementation of the motion estimator with two-dimensional data-reuse. IEEE Transactions on Consumer Electronics, 44(3), 623\u2013629.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"1160_CR171","doi-asserted-by":"crossref","first-page":"526","DOI":"10.1109\/30.536152","volume":"42","author":"YK Lai","year":"1996","unstructured":"Lai, Y. K., Chen, L. G., Chen, H. T., Chen, M. J., & Lee, Y. P. (1996). A novel video signal processor with programmable data arrangement and efficient memory configuration. IEEE Transactions on Consumer Electronics, 42, 526\u2013532.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"1160_CR172","first-page":"1981","volume":"4","author":"T Takizawa","year":"1999","unstructured":"Takizawa, T., Tajime, J., & Harasaki, H. (1999). High performance and cost effective memory architecture for an HDTV decoder LSI. Proceedings of ICASSP, 4, 1981\u20131984.","journal-title":"Proceedings of ICASSP"},{"issue":"1","key":"1160_CR173","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/TCSVT.2006.885718","volume":"17","author":"OT Chen","year":"2007","unstructured":"Chen, O. T., Chen, L. H., et al. (2007). Application Specific Data Path for Highly Efficient Computation of Multistandard Video Codecs. IEEE Transactions on Circuits and Systems for Video Technology, 17(1), 26\u201342.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR174","doi-asserted-by":"crossref","unstructured":"Li, G-L, Chang T-S. (2010). RD optimized bandwidth efficient motion estimation and its hardware design with on-demand data access. IEEE Transactions on Circuits and Systems for Video Technology, 20(11).","DOI":"10.1109\/TCSVT.2010.2087450"},{"issue":"9","key":"1160_CR175","doi-asserted-by":"crossref","first-page":"344","DOI":"10.1587\/elex.5.344","volume":"5","author":"T Song","year":"2008","unstructured":"Song, T., Kishida, T., & Shimamoto, T. (2008). Fast frame memory access method for H.264\/AVC. IEICE Electronics Express, 5(9), 344\u2013348.","journal-title":"IEICE Electronics Express"},{"issue":"2","key":"1160_CR176","doi-asserted-by":"crossref","first-page":"122","DOI":"10.1145\/201045.201048","volume":"13","author":"S Hosseini-Khayat","year":"1995","unstructured":"Hosseini-Khayat, S., & Bovopoulos, A. D. (1995). A simple and efficient bus management scheme that supports continuous streams. ACM Transactions on Computer Systems, 13(2), 122\u2013140.","journal-title":"ACM Transactions on Computer Systems"},{"key":"1160_CR177","doi-asserted-by":"crossref","unstructured":"Hongqi, H., Jingnan, S, Jiadong, X. (2007). High efficiency synchronous DRAM controller for H.264 HDTV encoder. Internal Symposium of Signal Processing.","DOI":"10.1109\/SIPS.2007.4387575"},{"key":"1160_CR178","doi-asserted-by":"crossref","first-page":"1348","DOI":"10.1109\/TCE.2003.1261239","volume":"49","author":"S-I Park","year":"2003","unstructured":"Park, S.-I., Yi, Y., & Park, I.-C. (2003). High performance memory mode control for HDTV decoders. IEEE Transactions on Consumer Electronics, 49, 1348\u20131353.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"1160_CR179","first-page":"1621","volume":"3","author":"J Zhu","year":"2004","unstructured":"Zhu, J., Hou, L., Wu, W., Wang, R., Huang, C., & Li, J.-T. (2004). High performance synchronous DRAMs controller in H.264 HDTV decoder. International Conference on Solid-State and Integrated Circuits Technology, 3, 1621\u20131624.","journal-title":"International Conference on Solid-State and Integrated Circuits Technology"},{"issue":"6","key":"1160_CR180","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/TCSVT.2003.813418","volume":"13","author":"S-C Hsia","year":"2003","unstructured":"Hsia, S.-C. (2003). Efficient memory IP design for HDTV coding applications. IEEE Transactions on Circuits and Systems for Video Technology, 13(6), 465\u2013471.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"11","key":"1160_CR181","doi-asserted-by":"crossref","first-page":"1160","DOI":"10.1109\/76.964782","volume":"11","author":"H Kim","year":"2001","unstructured":"Kim, H., & Park, I. (2001). High-performance and low-power memory interface architecture for video processing application. IEEE Transactions on Circuits and Systems for Video Technology, 11(11), 1160\u20131170.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1160_CR182","unstructured":"Ling, N., Li, J. H. (1999). A bus-monitoring model for MPEG video decoder design. IEEE Transactions on Circuits and Systems for Video Technology, 9(5)."},{"key":"1160_CR183","doi-asserted-by":"crossref","unstructured":"Rixner, S., Dally, W. J., Kapasi, U. J., Mattson, P., & Owens, J. D. (2000). Memory access scheduling. Proceedings of International Symposium on Computer Architecture, 128\u2013138.","DOI":"10.1145\/339647.339668"},{"key":"1160_CR184","unstructured":"Li, J. H., Ling, N. (1999). Architecture and bus-arbitration schemes for MPEG-2 video decoder. IEEE Transactions on Circuits and Systems for Video Technology, 9(5)."},{"key":"1160_CR185","doi-asserted-by":"crossref","unstructured":"Zhaoqing, Z. et al. (2006). High data reuse VLSI architecture for H.264 motion estimation. ICCT. 1\u20134.","DOI":"10.1109\/ICCT.2006.341849"},{"key":"1160_CR186","unstructured":"Lin, W.-C., Chen, C.-H. (2008). Avoiding unnecessary frame memory access and multi-frame motion estimation computation in H.264\/AVC. ISCAS, 632\u2013635."},{"issue":"3","key":"1160_CR187","doi-asserted-by":"crossref","first-page":"1053","DOI":"10.1109\/TCE.2007.4341585","volume":"53","author":"D-X Li","year":"2007","unstructured":"Li, D.-X., Zheng, W., & Zhang, M. (2007). Architecture Design for H.264\/AVC Integer Motion Estimation with Minimum Memory Bandwidth. IEEE Transactions on Consumer Electronics, 53(3), 1053\u20131060.","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"12","key":"1160_CR188","doi-asserted-by":"crossref","first-page":"1885","DOI":"10.1109\/TCSVT.2012.2223013","volume":"22","author":"J Vanne","year":"2012","unstructured":"Vanne, J., Viitanen, M., et al. (2012). Comparative rate-distortion-complexity analysis of HEVC and AVC video codecs. IEEE Transactions on Circuits and Systems for Video Technology, 22(12), 1885\u20131898.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"5","key":"1160_CR189","doi-asserted-by":"crossref","first-page":"1004","DOI":"10.1109\/TIP.2009.2014259","volume":"18","author":"K-L Huang","year":"2009","unstructured":"Huang, K.-L., & Hang, H.-M. (2009). Consistent picture quality control strategy for dependent video coding. IEEE Transactions on Image Processing, 18(5), 1004\u20131014.","journal-title":"IEEE Transactions on Image Processing"},{"issue":"9","key":"1160_CR190","doi-asserted-by":"crossref","first-page":"1605","DOI":"10.1109\/TIP.2008.2001046","volume":"17","author":"C An","year":"2008","unstructured":"An, C., & Nguyen, T. Q. (2008). Iterative rate-distortion optimization of H.264 with constant bit rate constraint. IEEE Transactions on Image Processing, 17(9), 1605\u20131615.","journal-title":"IEEE Transactions on Image Processing"},{"key":"1160_CR191","unstructured":"He, Z., Zeng, W., Chen, C.-W. (2005). Low-pass filtering of rate-distortion functions for quality smoothing in real-time video communication. IEEE Transactions on Circuits and Systems for Video Technology, 15(8)."},{"issue":"1","key":"1160_CR192","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/TMM.2011.2169046","volume":"14","author":"J Chen","year":"2012","unstructured":"Chen, J., He, Y., Wen, J., et al. (2012). Efficient video coding using legacy algorithmic approaches. IEEE Transactions on Multimedia, 14(1), 111\u2013120.","journal-title":"IEEE Transactions on Multimedia"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-016-1160-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1160-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1160-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1160-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,13]],"date-time":"2019-09-13T01:58:33Z","timestamp":1568339913000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-016-1160-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9,5]]},"references-count":192,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017,9]]}},"alternative-id":["1160"],"URL":"https:\/\/doi.org\/10.1007\/s11265-016-1160-3","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2016,9,5]]}}}