{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T14:37:58Z","timestamp":1740148678519,"version":"3.37.3"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2016,8,10]],"date-time":"2016-08-10T00:00:00Z","timestamp":1470787200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"crossref","award":["2014M550492"],"award-info":[{"award-number":["2014M550492"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1007\/s11265-016-1166-x","type":"journal-article","created":{"date-parts":[[2016,8,9]],"date-time":"2016-08-09T22:20:17Z","timestamp":1470781217000},"page":"311-321","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Elementary Function Computing Method for Floating-Point Unit"],"prefix":"10.1007","volume":"88","author":[{"given":"Bin","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Jizhong","family":"Zhao","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,8,10]]},"reference":[{"issue":"5","key":"1166_CR1","doi-asserted-by":"crossref","first-page":"686","DOI":"10.1109\/TC.2007.70847","volume":"57","author":"D Lee","year":"2008","unstructured":"Lee, D., Cheung, R., Luk, W., & Villasenor, J. (2008). Hardware implementation trade-offs of polynomial approximations and interpolations. IEEE Transactions on Computers, 57(5), 686\u2013 701.","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"1166_CR2","doi-asserted-by":"crossref","first-page":"858","DOI":"10.1109\/TC.2012.43","volume":"62","author":"J Low","year":"2013","unstructured":"Low, J., & Jong, C. (2013). A memory-efficient tables-and-additions method for accurate computation of elementary functions. IEEE Transactions on Computers, 62(5), 858\u2013872.","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"1166_CR3","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1023\/A:1008004523235","volume":"21","author":"E James","year":"1999","unstructured":"James, E., & Schulte, J. (1999). The symmetric table addition method for accurate function approximation. Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology, 21(2), 167\u2013177.","journal-title":"Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology"},{"issue":"5","key":"1166_CR4","doi-asserted-by":"crossref","first-page":"761","DOI":"10.1109\/JPROC.2008.917718","volume":"96","author":"D Blythe","year":"2008","unstructured":"Blythe, D. (2008). Rise of the graphics processor. Proceedings of the IEEE, 96(5), 761\u2013778.","journal-title":"Proceedings of the IEEE"},{"issue":"9","key":"1166_CR5","doi-asserted-by":"crossref","first-page":"1813","DOI":"10.1016\/S0165-1684(01)00061-5","volume":"81","author":"K Maharatna","year":"2001","unstructured":"Maharatna, K., Dhar, A., & Banerjee, S. (2001). A VLSI array architecture for realization of DFT, DHT, DCT and DST. Signal Processing, 81(9), 1813\u20131822.","journal-title":"Signal Processing"},{"issue":"2","key":"1166_CR6","doi-asserted-by":"crossref","first-page":"314","DOI":"10.1109\/TCSI.2012.2215778","volume":"60","author":"S Aggarwal","year":"2013","unstructured":"Aggarwal, S., Meher, P., & Khare, K. (2013). Scale-free hyperbolic CORDIC processor and its application to waveform generation. IEEE Transactions on Circuits and Systems I: Regular Papers, 60(2), 314\u2013326.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"1166_CR7","doi-asserted-by":"crossref","unstructured":"Andraka, R. (1998). A survey of CORDIC algorithms for FPGA based computers. In Proceedings of the 1998 ACM\/SIGDA 6th international symposium on Field programmable gate arrays (pp. 191\u2013200).","DOI":"10.1145\/275107.275139"},{"issue":"8","key":"1166_CR8","doi-asserted-by":"crossref","first-page":"964","DOI":"10.1109\/12.295858","volume":"43","author":"M Schulte","year":"1994","unstructured":"Schulte, M., & Swartzlander, E. (1994). Hardware designs for exactly rounded elementary functions. IEEE Transactions on Computers, 43(8), 964\u2013973.","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"1166_CR9","doi-asserted-by":"crossref","first-page":"328","DOI":"10.1109\/12.485571","volume":"45","author":"V Kantabutra","year":"1996","unstructured":"Kantabutra, V. (1996). On hardware for computing exponential and trigonometric functions. IEEE Transactions on Computers, 45(3), 328\u2013339.","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"1166_CR10","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1109\/82.842112","volume":"47","author":"V Paliouras","year":"2000","unstructured":"Paliouras, V., Karagianni, K., & Stouraitis, T. (2000). A floating-point processor for fast and accurate sine\/cosine evaluation. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 47(5), 441\u2013451.","journal-title":"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"},{"issue":"5","key":"1166_CR11","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1109\/TCSII.2012.2190862","volume":"59","author":"S Hsiao","year":"2012","unstructured":"Hsiao, S., Ko, H., & Wen, C. (2012). Two-level hardware function evaluation based on correction of normalized piecewise difference functions. IEEE Transactions on Circuits and Systems II: Express Briefs, 59(5), 292\u2013296.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"issue":"9","key":"1166_CR12","doi-asserted-by":"crossref","first-page":"1721","DOI":"10.1109\/TC.2012.247","volume":"62","author":"A Vazquez","year":"2013","unstructured":"Vazquez, A., & Bruguera, J. (2013). Iterative algorithm and architecture for exponential, logarithm, powering, and root extraction. IEEE Transactions on Computers, 62(9), 1721\u20131731.","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"1166_CR13","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/79.143467","volume":"9","author":"Y Hu","year":"1992","unstructured":"Hu, Y. (1992). CORDIC-based VLSI architectures for digital signal processing. IEEE Signal Processing Magazine, 9(3), 16\u201335.","journal-title":"IEEE Signal Processing Magazine"},{"key":"1166_CR14","doi-asserted-by":"crossref","unstructured":"Rupley, J., King, J., Quinnell, E., Galloway, F., Patton, K., Seidel, P., Dinh, J., Bui, H., & Bhowmik, A. (2013). The floating-point unit of the jaguar x86 core. In IEEE symposium on computer arithmetic (pp. 7\u201316).","DOI":"10.1109\/ARITH.2013.24"},{"issue":"3","key":"1166_CR15","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1109\/TEC.1959.5222693","volume":"8","author":"J Volder","year":"1959","unstructured":"Volder, J. (1959). The CORDIC trigonometric computing technique. IRE Transactions on Electronic Computers, 8(3), 330\u2013334.","journal-title":"IRE Transactions on Electronic Computers"},{"issue":"2","key":"1166_CR16","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1023\/A:1008110704586","volume":"25","author":"J Volder","year":"2000","unstructured":"Volder, J. (2000). The birth of CORDIC. Journal of VLSI Signal Processing, 25(2), 101\u2013105.","journal-title":"Journal of VLSI Signal Processing"},{"issue":"4","key":"1166_CR17","doi-asserted-by":"crossref","first-page":"1170","DOI":"10.1109\/TCSI.2013.2285893","volume":"61","author":"Y Hwang","year":"2014","unstructured":"Hwang, Y., Chen, W., & Hong, C. (2014). A low complexity geometric mean decomposition computing scheme and its high throughput VLSI implementation. IEEE Transactions on Circuits and Systems I: Regular Papers, 61(4), 1170\u20131182.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"9","key":"1166_CR18","doi-asserted-by":"crossref","first-page":"1813","DOI":"10.1016\/S0165-1684(01)00061-5","volume":"81","author":"K Maharatna","year":"2001","unstructured":"Maharatna, K., Dhar, A.S., & Banerjee, S. (2001). A VLSI array architecture for realization of DFT, DHT, DCT and DST. Signal Processing, 81(9), 1813\u20131822.","journal-title":"Signal Processing"},{"issue":"8","key":"1166_CR19","doi-asserted-by":"crossref","first-page":"3997","DOI":"10.1109\/TSP.2011.2150219","volume":"59","author":"A Acharyya","year":"2011","unstructured":"Acharyya, A., Maharatna, K., Al-Hashimi, B., & Reeve, J. (2011). Co-ordinate rotation based low complexity N-D FastICA algorithm and architecture. IEEE Transactions on Signal Processing, 59(8), 3997\u20134011.","journal-title":"IEEE Transactions on Signal Processing"},{"issue":"2","key":"1166_CR20","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/TVLSI.2012.2187080","volume":"21","author":"P Meher","year":"2013","unstructured":"Meher, P., & Park, S. (2013). CORDIC designs for fixed angle of rotation. IEEE Transactions on Very Large Scale Integration Systems, 21(2), 217\u2013228.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"issue":"3","key":"1166_CR21","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1109\/TC.2005.53","volume":"54","author":"T Lang","year":"2005","unstructured":"Lang, T., & Antelo, E. (2005). High-throughput CORDIC-based geometry operations for 3D computer graphics. IEEE Transactions on Computers, 54(3), 347\u2013361.","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"1166_CR22","doi-asserted-by":"crossref","first-page":"1060","DOI":"10.1109\/TVLSI.2013.2263232","volume":"22","author":"M Lee","year":"2014","unstructured":"Lee, M., Yoon, J., & Park, J. (2014). Reconfigurable CORDIC-based low-power DCT architecture based on data priority. IEEE Transactions on Very Large Scale Integration Systems, 22(5), 1060\u20131068.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"1166_CR23","doi-asserted-by":"crossref","unstructured":"Walther, J. (1971). A unified algorithm for elementary functions. In Proceedings of spring joint computer conference (pp. 379\u2013385).","DOI":"10.1145\/1478786.1478840"},{"issue":"9","key":"1166_CR24","doi-asserted-by":"crossref","first-page":"1893","DOI":"10.1109\/TCSI.2009.2025803","volume":"56","author":"P Meher","year":"2009","unstructured":"Meher, P., Valls, J., Juang, T., Sridharan, K., & Maharatna, K. (2009). Fifty years of CORDIC: algorithms, architectures, and applications. IEEE Transactions on Circuits and Systems-I, 56(9), 1893\u20131907.","journal-title":"IEEE Transactions on Circuits and Systems-I"},{"issue":"8","key":"1166_CR25","doi-asserted-by":"crossref","first-page":"855","DOI":"10.1109\/12.609275","volume":"46","author":"E Antelo","year":"1997","unstructured":"Antelo, E., Villalba, J., Bruguera, J., & Zapatai, E. (1997). High performance rotation architectures based on the radix-4 CORDIC algorithm. IEEE Transactions on Computers, 46(8), 855\u2013870.","journal-title":"IEEE Transactions on Computers"},{"key":"1166_CR26","unstructured":"Synopsys, Inc. (2010). DesignWare building block IP documentation overview."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-016-1166-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1166-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1166-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1166-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,7,19]],"date-time":"2017-07-19T02:05:28Z","timestamp":1500429928000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-016-1166-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,8,10]]},"references-count":26,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017,9]]}},"alternative-id":["1166"],"URL":"https:\/\/doi.org\/10.1007\/s11265-016-1166-x","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2016,8,10]]}}}