{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:01:13Z","timestamp":1776441673946,"version":"3.51.2"},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2016,10,15]],"date-time":"2016-10-15T00:00:00Z","timestamp":1476489600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1007\/s11265-016-1184-8","type":"journal-article","created":{"date-parts":[[2016,10,15]],"date-time":"2016-10-15T21:12:07Z","timestamp":1476565927000},"page":"209-224","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["Computational Complexity Analysis of FEC Decoding on SDR Platforms"],"prefix":"10.1007","volume":"89","author":[{"given":"Zhenzhi","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Gong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dake","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,10,15]]},"reference":[{"key":"1184_CR1","doi-asserted-by":"crossref","unstructured":"Van Berkel, C.H. (2009). Multi-core for mobile phones. In Design, automation test in Europe conference exhibition, 2009. DATE \u201909 (pp. 1260\u20131265).","DOI":"10.1109\/DATE.2009.5090858"},{"key":"1184_CR2","doi-asserted-by":"crossref","unstructured":"Abburi, K.K. (2011). A scalable LDPC decoder on GPU. In 24th international conference on VLSI design (VLSI Design), 2011 (pp. 183\u2013188).","DOI":"10.1109\/VLSID.2011.44"},{"key":"1184_CR3","doi-asserted-by":"crossref","unstructured":"Wang, G., Wu, M., Yin, B., & Cavallaro, J.R. (2013). High throughput low latency LDPC decoding on GPU for SDR systems. In Proceedings of the IEEE global conference on signal and information processing (GlobalSIP).","DOI":"10.1109\/GlobalSIP.2013.6737137"},{"issue":"2","key":"1184_CR4","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1109\/TPDS.2010.66","volume":"22","author":"G Falcao","year":"2011","unstructured":"Falcao, G., Sousa, L., & Silva, V. (2011). Massively LDPC decoding on multicore architectures. IEEE Transactions on Parallel and Distributed Systems, 22(2), 309\u2013322.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"1184_CR5","doi-asserted-by":"crossref","unstructured":"Lechner, Gottfried, Sayir, J., & Rupp, M. (2004). Efficient DSP implementation of an LDPC decoder. In Proceedings of IEEE international conference on acoustics, speech, and signal processing, 2004. (ICASSP \u201904), (Vol. 4 pp. iv\u2013665\u2013iv\u2013668).","DOI":"10.1109\/ICASSP.2004.1326914"},{"key":"1184_CR6","doi-asserted-by":"crossref","unstructured":"Xianjun, Jiao, Canfeng, Chen, Jaaskelainen, P., Guzma, V., & Berg, H. (2013). A 122mb\/s turbo decoder using a mid-range GPU. In 9th international wireless communications and mobile computing conference (IWCMC), 2013 (pp. 1090\u20131094).","DOI":"10.1109\/IWCMC.2013.6583709"},{"issue":"2","key":"1184_CR7","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1007\/s11265-011-0617-7","volume":"65","author":"M Wu","year":"2011","unstructured":"Wu, M., Sun, Y., Wang, G., & Cavallaro, J.R. (2011). Implementation of a high throughput 3GPP turbo decoder on GPU. Journal of Signal Processing System, 65(2), 171\u2013183.","journal-title":"Journal of Signal Processing System"},{"key":"1184_CR8","volume-title":"The implementation of turbo decoder on DSP in W-CDMA system","author":"Y Song","year":"2005","unstructured":"Song, Y., Liu, G., & et al. (2005). The implementation of turbo decoder on DSP in W-CDMA system."},{"issue":"1","key":"1184_CR9","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1145\/1866739.1866760","volume":"54","author":"K Tan","year":"2011","unstructured":"Tan, K., He, L., Zhang, J., Zhang, Y., Ji, F., & Voelker, G.M. (2011). Sora: high-performance software radio using general-purpose multi-core processors. Communications of the ACM, 54(1), 99\u2013107.","journal-title":"Communications of the ACM"},{"key":"1184_CR10","unstructured":"Lin, Yuan, Lee, Hyunseok, Woh, M., Harel, Y., Mahlke, S., Mudge, T., Chakrabarti, C., & SODA, K. Flautner. (2006). A low-power architecture for software radio. In 33rd international symposium on computer architecture, 2006. ISCA \u201906 (pp. 89\u2013101)."},{"key":"1184_CR11","doi-asserted-by":"crossref","unstructured":"Chengzhi, P., Bagherzadeh, N., Kamalizad, A.H., & Koohi, A. (2003). Design and analysis of a programmable single-chip architecture for DVB-T base-band receiver. In Design, automation and test in Europe conference and exhibition, 2003 (pp. 468\u2013 473).","DOI":"10.1109\/DATE.2003.1253653"},{"key":"1184_CR12","doi-asserted-by":"crossref","unstructured":"Ohkubo, N., Miki, N., Kishiyama, Y., Higuchi, K., & Sawahashi, M. (2006). Performance comparison between turbo code and rate-compatible LDPC code for evolved utra downlink OFDM radio access. In Military communications conference, 2006. MILCOM 2006 (pp. 1\u20137): IEEE.","DOI":"10.1109\/MILCOM.2006.302034"},{"issue":"12","key":"1184_CR13","doi-asserted-by":"crossref","first-page":"3301","DOI":"10.1109\/TCOMM.2011.092011.100157","volume":"59","author":"F Kienle","year":"2011","unstructured":"Kienle, F., Wehn, N., & Meyr, H. (2011). On complexity, energy- and implementation-efficiency of channel decoders. IEEE Transactions on Communications, 59(12), 3301\u20133310.","journal-title":"IEEE Transactions on Communications"},{"key":"1184_CR14","doi-asserted-by":"crossref","unstructured":"Dielissen, J., Engin, N., Sawitzki, S., & van Berkel, K. (2008). Multistandard FEC decoders for wireless devices. IEEE Transactions on Circuits and Systems 284\u2013288.","DOI":"10.1109\/TCSII.2008.918964"},{"issue":"11","key":"1184_CR15","doi-asserted-by":"crossref","first-page":"4376","DOI":"10.1109\/TSP.2006.880240","volume":"54","author":"MM Mansour","year":"2006","unstructured":"Mansour, M.M. (2006). A turbo-decoding message-passing algorithm for sparse parity-check matrix codes. IEEE Transactions on Signal Processing, 54(11), 4376\u20134392.","journal-title":"IEEE Transactions on Signal Processing"},{"key":"1184_CR16","unstructured":"Hu, X.-Y., Eleftheriou, E., Arnold, D.-M., & Dholakia, A. (2001). Efficient implementations of the sum-product algorithm for decoding LDPC codes. In Global telecommunications conference, 2001. GLOBECOM \u201901, (Vol. 2 pp. 1036\u20131036E): IEEE."},{"issue":"1","key":"1184_CR17","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1109\/TVLSI.2007.891098","volume":"15","author":"Z Wang","year":"2007","unstructured":"Wang, Z., & Cui, Z. (2007). Low-complexity high-speed decoder design for quasi-cyclic LDPC codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15(1), 104\u2013114.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"3","key":"1184_CR18","doi-asserted-by":"crossref","first-page":"1249","DOI":"10.1109\/TIT.2005.864450","volume":"52","author":"OY Takeshita","year":"2006","unstructured":"Takeshita, O.Y. (2006). On maximum contention-free interleavers and permutation polynomials over integer rings. IEEE Transactions on Information Theory, 52(3), 1249\u20131253.","journal-title":"IEEE Transactions on Information Theory"},{"issue":"4","key":"1184_CR19","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1016\/j.vlsi.2010.07.001","volume":"44","author":"Y Sun","year":"2011","unstructured":"Sun, Y., & Cavallaro, J.R. (2011). Efficient hardware implementation of a highly-parallel 3GPP LTE\/LTE-advance turbo decoder. Integration, the VLSI Journal, 44(4), 305\u2013315.","journal-title":"Integration, the VLSI Journal"},{"issue":"16","key":"1184_CR20","doi-asserted-by":"crossref","first-page":"4127","DOI":"10.1109\/TSP.2013.2264057","volume":"61","author":"AH Sani","year":"2013","unstructured":"Sani, A.H., Coussy, P., & Chavet, C. (2013). A first step toward on-chip memory mapping for parallel turbo and LDPC decoders: a polynomial time mapping algorithm. IEEE Transactions on Signal Processing, 61(16), 4127\u20134140.","journal-title":"IEEE Transactions on Signal Processing"},{"issue":"9","key":"1184_CR21","doi-asserted-by":"crossref","first-page":"2002","DOI":"10.1109\/TIT.2004.833353","volume":"50","author":"A Tarable","year":"2004","unstructured":"Tarable, A., Benedetto, S., & Montorsi, G. (2004). Mapping interleaving laws to parallel turbo and LDPC decoder architectures. IEEE Transactions on Information Theory, 50(9), 2002\u2013 2009.","journal-title":"IEEE Transactions on Information Theory"},{"issue":"8","key":"1184_CR22","doi-asserted-by":"crossref","first-page":"1288","DOI":"10.1109\/TCOMM.2005.852852","volume":"53","author":"J Chen","year":"2005","unstructured":"Chen, J., Dholakia, A., Eleftheriou, E., Fossorier, M.P.C., & Hu, X.-Y. (2005). Reduced-complexity decoding of LDPC codes. IEEE Transactions on Communications, 53(8), 1288\u2013 1299.","journal-title":"IEEE Transactions on Communications"},{"key":"1184_CR23","unstructured":"Lin, S., & Costello, D.J. (2004). Error Control Coding Vol. 123. Englewood Cliffs: Prentice-hall."},{"key":"1184_CR24","unstructured":"Sun, Y., & Cavallaro, J.R. (2008). A low-power 1-Gbps reconfigurable LDPC decoder design for multiple 4G wireless standards. In IEEE international SOC conference, 2008 (pp. 367\u2013 370)."},{"key":"1184_CR25","volume-title":"Viturbo: a reconfigurable architecture for Viterbi and turbo decoding","author":"JR Cavallaro","year":"2003","unstructured":"Cavallaro, J.R., & Vaya, M. (2003). Viturbo: a reconfigurable architecture for Viterbi and turbo decoding."},{"key":"1184_CR26","doi-asserted-by":"crossref","unstructured":"Gentile, G., Rovini, M., & Fanucci, L. (2010). A multi-standard flexible turbo\/LDPC decoder via ASIC design. In 6th international symposium on turbo codes and iterative information processing (ISTC), 2010 (pp. 294\u2013298).","DOI":"10.1109\/ISTC.2010.5613886"},{"key":"1184_CR27","doi-asserted-by":"crossref","unstructured":"Zhenzhi, W., & Liu, D. (June 2014). Flexible multistandard FEC processor design with ASIP methodology. In IEEE 25th international conference on application-specific systems, architectures and processors (ASAP), 2014 (pp. 210\u2013218).","DOI":"10.1109\/ASAP.2014.6868664"},{"key":"1184_CR28","doi-asserted-by":"crossref","unstructured":"Lee, D., Wolf, M., & Kim, H. (2010). Design space exploration of the turbo decoding algorithm on GPUs. In Proceedings of the 2010 international conference on compilers, architectures and synthesis for embedded systems, CASES \u201910 (pp. 217\u2013226). New York: ACM.","DOI":"10.1145\/1878921.1878953"},{"key":"1184_CR29","unstructured":"Reddy, D., YOge, N., & Chandrachoodan, N. (2012). GPU implementation of a programmable turbo decoder for software defined radio applications. In VLSI Design\u201912 (pp. 149\u2013154)."},{"key":"1184_CR30","doi-asserted-by":"crossref","unstructured":"Wu, M., Sun, Y., & Cavallaro, J.R. (2010). Implementation of a 3GPP LTE turbo decoder accelerator on GPU (pp. 192\u2013 197).","DOI":"10.1109\/SIPS.2010.5624788"},{"key":"1184_CR31","doi-asserted-by":"crossref","unstructured":"Wen, X., Xianjun, J., Jaaskelainen, P., Kultala, H., Canfeng, C., Berg, H., & Zhisong, B. (2014). A high throughput LDPC decoder using a mid-range GPU. In IEEE international conference on acoustics, speech and signal processing (ICASSP), 2014 (pp. 7515\u20137519).","DOI":"10.1109\/ICASSP.2014.6855061"},{"key":"1184_CR32","doi-asserted-by":"crossref","unstructured":"Wang, G., Wu, M., Sun, Y., & Cavallaro, J.R. (2011). A massively parallel implementation of QC-LDPC decoder on GPU. In SASP\u201911 (pp. 82\u201385).","DOI":"10.1109\/SASP.2011.5941084"},{"key":"1184_CR33","doi-asserted-by":"crossref","unstructured":"Wang, G., Wu, M., Sun, Y., & Cavallaro, J.R. (2011). GPU accelerated scalable parallel decoding of LDPC codes. In Conference record of the 45th Asilomar conference on signals, systems and computers (ASILOMAR), 2011 (pp. 2053\u20132057).","DOI":"10.1109\/ACSSC.2011.6190388"},{"key":"1184_CR34","doi-asserted-by":"crossref","unstructured":"Kang, S., & Moon, J. (2012). Parallel LDPC decoder implementation on GPU based on unbalanced memory coalescing. In IEEE international conference on communications (ICC), 2012 (pp. 3692\u20133697).","DOI":"10.1109\/ICC.2012.6363991"},{"issue":"4","key":"1184_CR35","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1109\/MSP.2012.2192212","volume":"29","author":"G Falcao","year":"2012","unstructured":"Falcao, G., Silva, V., Sousa, L., & Andrade, J. (2012). Portable LDPC decoding on multicores using OpenCL [applications corner]. IEEE Signal Processing Magazine, 29(4), 81\u2013109.","journal-title":"IEEE Signal Processing Magazine"},{"key":"1184_CR36","unstructured":"TEXAS INSTRUMENTS. C6000 Benchmarks., http:\/\/www.ti.com\/sc\/docs\/products\/dsp\/c6000\/62bench.htm . Accessed: 2016-6-10."},{"key":"1184_CR37","unstructured":"Lai, J., & Chen, J. (2008). High performance viterbi decoder on cell BE. In Proceedings of the 1st international workshop on software radio technology (SRT2008)."},{"key":"1184_CR38","unstructured":"SPIRAL. Viterbi decoder software generator., http:\/\/www.spiral.net\/software\/viterbi.html . Accessed: 2016-6-10."},{"key":"1184_CR39","unstructured":"Wikipedia. Instructions per second., http:\/\/en.wikipedia.org\/wiki\/Instructions_per_second . Accessed: 2016-6-10."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-016-1184-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1184-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1184-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T14:04:03Z","timestamp":1749650643000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-016-1184-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,15]]},"references-count":39,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,11]]}},"alternative-id":["1184"],"URL":"https:\/\/doi.org\/10.1007\/s11265-016-1184-8","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10,15]]}}}