{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T07:34:51Z","timestamp":1771572891838,"version":"3.50.1"},"reference-count":55,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2016,11,9]],"date-time":"2016-11-09T00:00:00Z","timestamp":1478649600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2016,11,9]],"date-time":"2016-11-09T00:00:00Z","timestamp":1478649600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"National Science Foundation","award":["CDI-1124931"],"award-info":[{"award-number":["CDI-1124931"]}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["Center for Future Architectures Research"],"award-info":[{"award-number":["Center for Future Architectures Research"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1007\/s11265-016-1199-1","type":"journal-article","created":{"date-parts":[[2016,11,9]],"date-time":"2016-11-09T07:12:06Z","timestamp":1478675526000},"page":"167-184","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Dual-Data Rate Transpose-Memory Architecture Improves the Performance, Power and Area of Signal-Processing Systems"],"prefix":"10.1007","volume":"88","author":[{"given":"Mohamed","family":"El-Hadedy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinfei","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Margala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mircea R.","family":"Stan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,11,9]]},"reference":[{"issue":"1","key":"1199_CR1","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/T-C.1974.223784","volume":"100","author":"N Ahmed","year":"1974","unstructured":"Ahmed, N, Natarajan, T, & Kamisetty, RR (1974). Discrete cosine transform. IEEE transactions on Computers, 100(1), 90\u201393.","journal-title":"IEEE transactions on Computers"},{"key":"1199_CR2","unstructured":"Lay, DC (2005). Linear algebra and its applications."},{"key":"1199_CR3","unstructured":"Golub, GH, & Van Loan, CF. (2012). Matrix computations Vol. 3: JHU Press."},{"issue":"1","key":"1199_CR4","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1016\/j.cpc.2012.08.016","volume":"184","author":"GR Dennis","year":"2013","unstructured":"Dennis, G.R., Hope, J.J., & Johnsson, M.T. (2013). Xmds2: Fast, scalable simulation of coupled stochastic partial differential equations. Computer Physics Communications, 184(1), 201\u2013208.","journal-title":"Computer Physics Communications"},{"key":"1199_CR5","volume-title":"Sequential quadratic programming","author":"PT Boggs","year":"1995","unstructured":"Boggs, P.T., & Tolle, J.W. (1995). Sequential quadratic programming."},{"key":"1199_CR6","doi-asserted-by":"crossref","unstructured":"Jain, R., & Panda, P.R. (2007). Memory architecture exploration for power-efficient 2d-discrete wavelet transform. In 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID\u201907) (pp. 813\u2013818). IEEE.","DOI":"10.1109\/VLSID.2007.103"},{"issue":"3","key":"1199_CR7","doi-asserted-by":"publisher","first-page":"907","DOI":"10.1109\/78.747802","volume":"47","author":"Y Ma","year":"1999","unstructured":"Ma, Y (1999). An effective memory addressing scheme for fft processors. IEEE Transactions on Signal Processing, 47(3), 907\u2013911.","journal-title":"IEEE Transactions on Signal Processing"},{"issue":"4","key":"1199_CR8","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/MCAS.2002.1173133","volume":"2","author":"X Zhang","year":"2002","unstructured":"Zhang, X, & Parhi, K.K. (2002). Implementation approaches for the advanced encryption standard algorithm. Circuits and Systems Magazine, IEEE, 2(4), 24\u201346.","journal-title":"Circuits and Systems Magazine, IEEE"},{"issue":"11","key":"1199_CR9","doi-asserted-by":"publisher","first-page":"2422","DOI":"10.1109\/TVLSI.2013.2295116","volume":"22","author":"Q Shang","year":"2014","unstructured":"Shang, Q., Fan, Y., Shen, W., Shen, S., & Zeng, X. (2014). Single-port SRAM-based transpose memory with diagonal data mapping for large size 2-D DCT\/IDCT. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22(11), 2422\u20132426.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1199_CR10","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1155\/2012\/752024","volume":"2012","author":"A Ahmed","year":"2012","unstructured":"Ahmed, A., Shahid, M.U., & et al. (2012). N point DCT VLSI architecture for emerging HEVC standard. VLSI Design, 2012, 6.","journal-title":"VLSI Design"},{"issue":"2","key":"1199_CR11","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1109\/76.388064","volume":"5","author":"A Madisetti","year":"1995","unstructured":"Madisetti, A, & Willson Jr, A.N. (1995). A 100 mhz 2-d 8 \u00d7 8 DCT\/IDCT processor for HDTV applications. IEEE Transactions on Circuits and Systems for Video Technology, 5(2), 158\u2013165.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"1","key":"1199_CR12","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1109\/78.651233","volume":"46","author":"GA Ruiz","year":"1998","unstructured":"Ruiz, GA, & Michell, JA (1998). Memory efficient programmable processor chip for inverse haar transform. IEEE transactions on signal processing, 46(1), 263\u2013268.","journal-title":"IEEE transactions on signal processing"},{"issue":"1","key":"1199_CR13","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1007\/s11265-007-0111-4","volume":"50","author":"Y Li","year":"2008","unstructured":"Li, Y, He, Y, & Mei, S (2008). A highly parallel joint VLSI architecture for transforms in H.264\/AVC. Signal Processing Systems, 50(1), 19\u201332.","journal-title":"Signal Processing Systems"},{"key":"1199_CR14","unstructured":"Burg, A, Coskun, A, Guthaus, M, Katkoori, S, & Reis, R. VLSI-SoC: from algorithms to circuits and system-on-chip design."},{"key":"1199_CR15","unstructured":"Bruguera, J.D., & Osorio, R.R. (2006). A unified architecture for h.264 multiple block-size dct with fast and low cost quantization. In 9th EUROMICRO conference on digital system design: Architectures, methods and tools, 2006. DSD 2006 (pp. 407\u2013414)."},{"key":"1199_CR16","doi-asserted-by":"crossref","unstructured":"El-Hadedy, ME, Madian, AH, Saleh, HI, Ashour, MA, & Aboelsaud, MA (2007). Hardware implementation of the encoder modified mid-band exchange coefficient technique (mmbec) based on fpga. In 2007 internatonal conference on microelectronics (pp. 43\u201346). IEEE.","DOI":"10.1109\/ICM.2007.4497658"},{"key":"1199_CR17","doi-asserted-by":"crossref","unstructured":"El-Hadedy, M, Purohit, S, Margala, M, & Knapskog, SJ (2010). Performance and area efficient transpose memory architecture for high throughput adaptive signal processing systems. In NASA\/ESA conference on adaptive hardware and systems (AHS) (pp. 113\u2013120). IEEE.","DOI":"10.1109\/AHS.2010.5546272"},{"issue":"1","key":"1199_CR18","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1109\/JSSC.2013.2284362","volume":"49","author":"M Tikekar","year":"2014","unstructured":"Tikekar, M, Huang, C-T, Juvekar, C, Sze, V, & Chandrakasan, AP (2014). A 249-mpixel\/s HEVC video-decoder chip for 4k ultra-HD applications. IEEE Journal of Solid-State Circuits, 49(1), 61\u201372.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"12","key":"1199_CR19","first-page":"2467","volume":"97","author":"SUN Heming","year":"2014","unstructured":"Heming, S U N, Dajiang, Z, & Peilinm, L (2014). A low-cost VLSI architecture of multiple-size IDCT for H. 265\/HEVC. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 97(12), 2467\u20132476.","journal-title":"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"},{"issue":"4","key":"1199_CR20","doi-asserted-by":"publisher","first-page":"416","DOI":"10.1109\/TCSVT.2004.825542","volume":"14","author":"J-I Guo","year":"2004","unstructured":"Guo, J-I, Ju, R-C, & Chen, J-W (2004). An efficient 2-D DCT\/IDCT core design using cyclic convolution and adder-based realization. IEEE Transactions on Circuits and Systems for Video Technology, 14(4), 416\u2013428.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"8","key":"1199_CR21","doi-asserted-by":"publisher","first-page":"1568","DOI":"10.1109\/TCSI.2005.851709","volume":"52","author":"S-F Hsiao","year":"2005","unstructured":"Hsiao, S-F, Hu, YH, Juang, T-B, & Lee, C-H (2005). Efficient VLSI implementations of fast multiplier-less approximated DCT using parameterized hardware modules for silicon intellectual property design. IEEE Transactions on Circuits and Systems I: Regular Papers, 52(8), 1568\u20131579.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"1199_CR22","doi-asserted-by":"crossref","unstructured":"Wang, W, Bo, D, Zhang, C, Zhang, P, & Sun, N (2010). Accelerating 2d FFT with non-power-of-two problem size on FPGA. In 2010 International Conference on Reconfigurable Computing and FPGAs (ReConFig) (pp. 208\u2013213).","DOI":"10.1109\/ReConFig.2010.13"},{"key":"1199_CR23","unstructured":"Dillon, T (2004). An efficient architecture for ultra long FFTs in FPGAs and ASICs. Technical report DTIC Document."},{"key":"1199_CR24","doi-asserted-by":"crossref","unstructured":"Baozhao, T, Li, D, & Han, C (2004). Two-dimensional image processing without transpose. In Proceedings. ICSP,04. 2004 7th International Conference on Signal Processing, 2004 (pp. 523\u2013526). IEEE.","DOI":"10.1109\/ICOSP.2004.1452697"},{"key":"1199_CR25","unstructured":"Langemeyer, S, Pirsch, P, & Blume, H (2011). Using SDRAMs for two-dimensional accesses of long 2 n \u00d7 2 m-point FFTs and transposing. In 2011 International Conference on Embedded Computer Systems (SAMOS) (pp. 242\u2013248). IEEE."},{"key":"1199_CR26","doi-asserted-by":"crossref","unstructured":"Shen, S, Shen, W, Fan, Y, & Zeng, X (2012). A unified 4\/8\/16\/32-point integer IDCT architecture for multiple video coding standards. In 2012 IEEE International Conference on Multimedia and Expo (ICME) (pp. 788\u2013793). IEEE.","DOI":"10.1109\/ICME.2012.7"},{"key":"1199_CR27","unstructured":"Zhu, J, Liu, Z, & Wang, D (2013). Fully pipelined DCT\/IDCT\/Hadamard unified transform architecture for HEVC codec. In 2013 IEEE International Symposium on Circuits and Systems (ISCAS) (pp. 677\u2013680). IEEE."},{"key":"1199_CR28","doi-asserted-by":"crossref","unstructured":"Agostini, LV, Silva, IS, & Bampi, S (2001). Pipelined fast 2d dct architecture for jpeg image compression. In 2001, 14th Symposium on Integrated Circuits and Systems Design (pp. 226\u2013231). IEEE.","DOI":"10.1109\/SBCCI.2001.953032"},{"issue":"2","key":"1199_CR29","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/5.364464","volume":"83","author":"M Kovac","year":"1995","unstructured":"Kovac, M, & Ranganathan, N (1995). Jaguar: A fully pipelined vlsi architecture for jpeg image compression standard. Proceedings of the IEEE, 83(2), 247\u2013258.","journal-title":"Proceedings of the IEEE"},{"key":"1199_CR30","doi-asserted-by":"crossref","unstructured":"Choi, JR, Hur, WJ, Lee, KK, & Kim, AS (1997). A 400 mpixel\/s IDCT for hdtv by multibit coding and group symmetry. In Solid-State Circuits Conference, 1997. Digest of Technical Papers. 43rd ISSCC., 1997 IEEE International (pp. 262\u2013263). IEEE.","DOI":"10.1109\/ISSCC.1997.585380"},{"key":"1199_CR31","doi-asserted-by":"crossref","unstructured":"Wang, T-C, Huang, Y-W, Fang, H-C, & Chen, L-G (2003). Parallel 4 \u00d7 4 2d transform and inverse transform architecture for MPEG-4 AVC\/H. 264. In Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS,03, (Vol. 2 pp. II\u2013800). IEEE.","DOI":"10.1109\/ISCAS.2003.1206095"},{"issue":"14","key":"1199_CR32","doi-asserted-by":"publisher","first-page":"1065","DOI":"10.1049\/el.2015.1085","volume":"51","author":"Y-H Chen","year":"2015","unstructured":"Chen, Y-H, & Liu, C-Y (2015). Area-efficient video transform for HEVC applications. Electronics Letters, 51(14), 1065\u20131067.","journal-title":"Electronics Letters"},{"key":"1199_CR33","doi-asserted-by":"crossref","unstructured":"Swamy, R, Khorasani, M, Liu, Y, Elliott, D, & Bates S (2005). A fast, pipelined implementation of a two-dimensional inverse discrete cosine transform. In Canadian conference on electrical and computer engineering, 2005 (pp. 665\u2013668).","DOI":"10.1109\/CCECE.2005.1557018"},{"key":"1199_CR34","doi-asserted-by":"crossref","unstructured":"Tumeo, A, Monchiero, M, Palermo, G, Ferrandi, F, & Sciuto, D (2007). A pipelined fast 2D-DCT accelerator for FPGA-based SoCs. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI,07 (pp. 331\u2013336). IEEE.","DOI":"10.1109\/ISVLSI.2007.13"},{"key":"1199_CR35","doi-asserted-by":"crossref","unstructured":"Sun, H, Zhou, D, Zhu, J, Kimura, S, & Goto, S (2014). An area-efficient 4\/8\/16\/32-point inverse DCT architecture for UHDTV HEVC decoder. In Visual Communications and Image Processing Conference, 2014 IEEE (pp. 197\u2013200). IEEE.","DOI":"10.1109\/VCIP.2014.7051538"},{"issue":"2","key":"1199_CR36","doi-asserted-by":"publisher","first-page":"203","DOI":"10.5573\/JSTS.2012.12.2.203","volume":"12","author":"J-S Park","year":"2012","unstructured":"Park, J-S, Nam, W-J, Han, S-M, & Lee, S-S (2012). 2-D large inverse transform (16 \u00d7 16, 32 \u00d7 32) for HEVC (high efficiency video coding). JSTS. Journal of Semiconductor Technology and Science, 12(2), 203\u2013211.","journal-title":"Journal of Semiconductor Technology and Science"},{"key":"1199_CR37","unstructured":"Chiang, P-T, & Chang, TS (2013). A reconfigurable inverse transform architecture design for HEVC decoder. In IEEE international symposium on circuits and systems (ISCAS) (p. 2013). IEEE."},{"issue":"4","key":"1199_CR38","doi-asserted-by":"publisher","first-page":"754","DOI":"10.1109\/TCE.2014.7027352","volume":"60","author":"E Kalali","year":"2014","unstructured":"Kalali, E, Ozcan, E, Yalcinkaya, O, & Hamzaoglu, I (2014). A low energy HEVC inverse transform hardware. IEEE Transactions on Consumer Electronics, 60(4), 754\u2013761.","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"1","key":"1199_CR39","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1145\/1596532.1596541","volume":"9","author":"J Huang","year":"2009","unstructured":"Huang, J, Parris, M, Lee, J, & Demara, RF (2009). Scalable FPGA-based architecture for DCT computation using dynamic partial reconfiguration. ACM Transactions on Embedded Computing Systems (TECS), 9(1), 9.","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"issue":"11","key":"1199_CR40","doi-asserted-by":"publisher","first-page":"1623","DOI":"10.1109\/TCSVT.2009.2031464","volume":"19","author":"J Huang","year":"2009","unstructured":"Huang, J, & Lee, J (2009). A self-reconfigurable platform for scalable DCT computation using compressed partial bitstreams and BlockRAM prefetching. IEEE Transactions on Circuits and Systems for Video Technology, 19 (11), 1623\u20131632.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"5","key":"1199_CR41","doi-asserted-by":"publisher","first-page":"387","DOI":"10.1109\/76.473552","volume":"5","author":"T Masaki","year":"1995","unstructured":"Masaki, T, Morimoto, Y, Onoye, T, & Shirakawa, I (1995). VLSI implementation of inverse discrete cosine transformer and motion compensator for MPEG2 HDTV video decoding. IEEE Transactions on Circuits and Systems for Video Technology, 5(5), 387\u2013395.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1199_CR42","unstructured":"Lee, K-B, Hsu, H-C, & Jen, C-W (2004). A cost-effective MPEG-4 shape-adaptive DCT with auto-aligned transpose memory organization. In Proceedings of the 2004 International Symposium on Circuits and Systems, 2004. ISCAS,04, (Vol. 2 pp. II\u2013777). IEEE."},{"key":"1199_CR43","doi-asserted-by":"crossref","unstructured":"Kinane, A, Muresan, V, & O\u2019Connor, N (2005). An optimal adder-based hardware architecture for the DCT\/SA-DCT. In Visual Communications and Image Processing 2005 (pp. 596045\u2013596045). International Society for Optics and Photonics.","DOI":"10.1117\/12.633190"},{"issue":"11","key":"1199_CR44","doi-asserted-by":"publisher","first-page":"2724","DOI":"10.1109\/JSSC.2012.2211694","volume":"47","author":"R Rithe","year":"2012","unstructured":"Rithe, R, Cheng, C-C, & Chandrakasan, AP (2012). Quad full-hd transform engine for dual-standard low-power video coding. IEEE Journal of Solid-State Circuits, 47(11), 2724\u20132736.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1199_CR45","unstructured":"User Guide. 7 Series FPGAs configurable logic block. Xilinx, San Jose, CA, 1.7 edition, 11 2014."},{"key":"1199_CR46","unstructured":"Synopsys. 32\/28nm generic library for teaching ic design."},{"key":"1199_CR47","unstructured":"Kodavalla, VK (2007). Ip gate count estimation methodology during micro-architecture phase. IP based Electronic System."},{"key":"1199_CR48","doi-asserted-by":"crossref","unstructured":"Bojnordi, MN, Sedaghati-Mokhtari, N, Fatemi, O, & Hashemi, MR (2006). An efficient self-transposing memory structure for 32-bit video processors. In IEEE Asia Pacific Conference on Circuits and Systems, 2006. APCCAS (pp. 1438\u20131441). IEEE.","DOI":"10.1109\/APCCAS.2006.342472"},{"key":"1199_CR49","unstructured":"Bukhari, K, Kuzmanov, G, & Vassiliadis, S (2002). DCT and IDCT implementations on different FPGA technologies. In Proceedings of ProRISC 2002 (pp. 232\u2013235)."},{"key":"1199_CR50","doi-asserted-by":"crossref","unstructured":"Ponomarenko, N, Egiazarian, K, Lukin, V, & Astola, J (2005). Additional lossless compression of jpeg images. In ISPA 2005, Proceedings of the 4th international symposium on image and signal processing and analysis, 2005 (pp. 117\u2013120). IEEE.","DOI":"10.1109\/ISPA.2005.195394"},{"key":"1199_CR51","unstructured":"Wikipedia. Discrete cosine transform, 2015. [Online; accessed 20 December 2015]."},{"issue":"3","key":"1199_CR52","doi-asserted-by":"publisher","first-page":"327","DOI":"10.1109\/83.287030","volume":"3","author":"JG Sullivan","year":"1994","unstructured":"Sullivan, JG, & Baker, RL (1994). Efficient quadtree coding of images and video. IEEE Transactions on Image Processing, 3(3), 327\u2013331.","journal-title":"IEEE Transactions on Image Processing"},{"key":"1199_CR53","unstructured":"Tumeo, A, Monchiero, M, Palermo, G, Ferrandi, F, & Sciuto, D (2007). A pipelined fast 2D-DCT accelerator for FPGA-based SoCs. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI, ISVLSI \u201907 (pp. 331\u2013336). Washington: IEEE Computer Society."},{"key":"1199_CR54","doi-asserted-by":"crossref","unstructured":"Kusuma, ED, & Widodo, TS (2010). Fpga implementation of pipelined 2d-dct and quantization architecture for jpeg image compression. In 2010 International symposium on information technology, (Vol. 1 pp. 1\u20136). IEEE.","DOI":"10.1109\/ITSIM.2010.5561411"},{"key":"1199_CR55","doi-asserted-by":"crossref","unstructured":"Kitsos, P, Voros, NS, Dagiuklas, T, & Skodras, AN (2013). A high speed fpga implementation of the 2d dct for ultra high definition video coding. In 2013 18th international conference on digital signal processing (DSP) (pp. 1\u20135). IEEE.","DOI":"10.1109\/ICDSP.2013.6622742"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-016-1199-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1199-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1199-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,17]],"date-time":"2020-05-17T14:18:13Z","timestamp":1589725093000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-016-1199-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,9]]},"references-count":55,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,8]]}},"alternative-id":["1199"],"URL":"https:\/\/doi.org\/10.1007\/s11265-016-1199-1","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11,9]]},"assertion":[{"value":"1 April 2016","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 October 2016","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"26 October 2016","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 November 2016","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}