{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T14:38:00Z","timestamp":1740148680210,"version":"3.37.3"},"reference-count":49,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2016,11,26]],"date-time":"2016-11-26T00:00:00Z","timestamp":1480118400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1007\/s11265-016-1201-y","type":"journal-article","created":{"date-parts":[[2016,11,25]],"date-time":"2016-11-25T20:31:25Z","timestamp":1480105885000},"page":"107-125","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["A Flexible, High-Performance FPGA Implementation of a Feed-Forward Equalizer for Optical Interconnects up to 112 Gb\/s"],"prefix":"10.1007","volume":"88","author":[{"given":"Konstantinos","family":"Maragos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7684-1111","authenticated-orcid":false,"given":"Christos","family":"Spatharakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George","family":"Lentaris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Panagiotis","family":"Kontzilas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefanos","family":"Dris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paraskevas","family":"Bakopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hercules","family":"Avramopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,11,26]]},"reference":[{"key":"1201_CR1","unstructured":"(2004). ITU-T recommendation G.975.1: Forward error correction for high bit-rate DWDM submarine systems. Tech. rep., Telecommunication Standardization Sector of ITU."},{"key":"1201_CR2","unstructured":"(2016a). https:\/\/industrial.panasonic.com\/ww\/products\/electronic-materials\/circuit-board-materials\/megtron\/megtron6 ."},{"key":"1201_CR3","unstructured":"(2016b). https:\/\/www.rogerscorp.com\/acs\/products\/55\/RO4350B-Laminates.aspx ."},{"issue":"5","key":"1201_CR4","doi-asserted-by":"crossref","first-page":"e173","DOI":"10.1038\/lsa.2014.54","volume":"3","author":"L Alloatti","year":"2014","unstructured":"Alloatti, L., Palmer, R., Diebold, S., Pahl, K.P., Chen, B., Dinu, R., Fournier, M., Fedeli, J.M., Zwick, T., Freude, W., & et al. (2014). 100 GHz silicon\u2013organic hybrid modulator. Light: Science & Applications, 3(5), e173.","journal-title":"Light: Science & Applications"},{"key":"1201_CR5","unstructured":"Anslow, P. (2016). RS(544,514) FEC performance including precoding."},{"key":"1201_CR6","unstructured":"Apostolopoulos, D., Bakopoulos, P., Kalavrouziotis, D., Giannoulis, G., Kanakis, G., Iliadis, N., Spatharakis, C., Bauwelinck, J., & Avramopoulos, H. (2014). Photonic integration enabling new multiplexing concepts in optical board-to-board and rack-to-rack interconnects. In SPIE OPTO, International Society for Optics and Photonics (pp. 89,910D\u2013 89,910D)."},{"key":"1201_CR7","unstructured":"Bakopoulos, P., Dris, S., Argyris, N., Spatharakis, C., & Avramopoulos, H. (2016). 112 Gb\/s sub-cycle 16-QAM Nyquist-SCM for intra-datacenter connectivity. In SPIE OPTO, International Society for Optics and Photonics (pp. 97,750A\u201397, 750A)."},{"key":"1201_CR8","unstructured":"Barbosa, T.C., Moreno, R.L., Pereira, T.C., & Ferreira, L.H. (2010). FPGA implementation of a Reed-Solomon CODEC for OTN G. 709 standard with reduced decoder area. In 2010 6Th international conference on wireless communications networking and mobile computing, WiCOM (pp. 1\u20134): IEEE."},{"key":"1201_CR9","doi-asserted-by":"crossref","unstructured":"Caillaud, C., Adrover, M., Blache, F., Pommereau, F., Decobert, J., Jorge, F., Charbonnier, P., Konczykowska, A., Dupuy, J.Y., Mardoyan, H., & et al. (2015). Low cost 112 Gb\/s inp DFB-EAM for PAM-4 2 km transmission. In European Conference on Optical communication (ECOC), 2015 (pp. 1\u20133): IEEE.","DOI":"10.1109\/ECOC.2015.7341679"},{"key":"1201_CR10","doi-asserted-by":"crossref","unstructured":"Chen, C., Tang, X., & Zhang, Z. (2015). Transmission of 56-Gb\/s PAM-4 over 26-km single mode fiber using maximum likelihood sequence estimation. In Optical Fiber Communication Conference, Optical Society of America (pp. Th4A\u2013 5).","DOI":"10.1364\/OFC.2015.Th4A.5"},{"key":"1201_CR11","doi-asserted-by":"crossref","unstructured":"Cheng, C., & Parhi, K.K. (2004). Hardware efficient fast parallel FIR filter structures based on iterated short convolution. In Proceedings of the 2004 International Symposium on Circuits and Systems, 2004, ISCAS\u201904, (Vol. 3 pp. III\u2013361): IEEE.","DOI":"10.1109\/TCSI.2004.832784"},{"issue":"2","key":"1201_CR12","doi-asserted-by":"crossref","first-page":"280","DOI":"10.1109\/TCSI.2006.885976","volume":"54","author":"C Cheng","year":"2007","unstructured":"Cheng, C., & Parhi, K.K. (2007). Low-cost parallel FIR filter structures with 2-stage parallelism. IEEE Transactions on Circuits and Systems I: Regular Papers, 54(2), 280\u2013290.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"1201_CR13","unstructured":"Cole, C. (2014). 400G Andamp; 4x100G SMF PMD alternatives study. Tech. rep., Finisar."},{"issue":"3","key":"1201_CR14","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/MCOM.2013.6476865","volume":"51","author":"C Cole","year":"2013","unstructured":"Cole, C., Lyubomirsky, I., Ghiasi, A., & Telang, V. (2013). Higher-order modulation for client optics. IEEE Communications Magazine, 51(3), 50\u201357.","journal-title":"IEEE Communications Magazine"},{"key":"1201_CR15","unstructured":"Dris, S., Bakopoulos, P., Argyris, N., Spatharakis, C., & Avramopoulos, H. (2016). Scaling single-wavelength optical interconnects to 180 Gb\/s with PAM-M and pulse shaping. In SPIE OPTO, International Society for Optics and Photonics (pp. 977,506\u2013977,506)."},{"key":"1201_CR16","unstructured":"Emeretlis, A., Kefelouras, V., Theodoridism, G., Nanou, M., Politi, C., Georgoulakis, K., & Glentis, G. (2015). FPGA implementation of a MIMO DFE in 40 Gb\/s DQPSK optical links. In 2015 23rd European Signal Processing Conference EUSIPCO (pp. 1581\u20131585): IEEE."},{"key":"1201_CR17","unstructured":"Frlan, E. (2015). OIF\u2019S CEI 56G interfaces\u2013key building blocks for optics in the 400G data center. Tech. rep., Optical Internetworking Forum (OIF."},{"key":"1201_CR18","doi-asserted-by":"crossref","unstructured":"Georgis, G., Tzeranis, C., Reisis, D., & Synnefakis, G. (2014). XG-PON optical network unit downstream FEC design based on truncated Reed-Solomon code. In IEEE 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS) (pp. 782\u2013785).","DOI":"10.1109\/ICECS.2014.7050102"},{"issue":"3","key":"1201_CR19","doi-asserted-by":"crossref","first-page":"2085","DOI":"10.1364\/OE.23.002085","volume":"23","author":"A Ghiasi","year":"2015","unstructured":"Ghiasi, A. (2015). Large data centers interconnect bottlenecks. Optics express, 23(3), 2085\u20132090.","journal-title":"Optics express"},{"key":"1201_CR20","unstructured":"Iketani, S., & Nelson, B. (2013). Key factors influencing laminate material selection for today\u2019s PCBs."},{"key":"1201_CR21","unstructured":"John, D., & Kipp, S.G. (2014). The 2015 Ethernet Roadmap."},{"issue":"9","key":"1201_CR22","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1109\/MCOM.2013.6588648","volume":"51","author":"C Kachris","year":"2013","unstructured":"Kachris, C., Kanonakis, K., & Tomkos, I. (2013). Optical interconnection networks in data centers: recent trends and future challenges. IEEE Communications Magazine, 51(9), 39\u2013 45.","journal-title":"IEEE Communications Magazine"},{"key":"1201_CR23","doi-asserted-by":"crossref","unstructured":"Kachris, C., Tzimpragos, G., Soudris, D., & Tomkos, I. (2014). Reconfigurable FEC codes for software-defined optical transceivers. In IEEE 2014 13th International Conference on Optical Communications and Networks (ICOCN) (pp. 1\u20134).","DOI":"10.1109\/ICOCN.2014.6987087"},{"key":"1201_CR24","doi-asserted-by":"crossref","unstructured":"Kai, Y., Nishihara, M., Tanaka, T., Takahara, T., Li, L., Tao, Z., Liu, B., Rasmussen, J.C., & Drenski, T. (2013). Experimental comparison of pulse amplitude modulation (PAM) and discrete multi-tone (DMT) for short-reach 400-Gbps data communication. In 39Th european conference and exhibition on optical communication (ECOC), 2013.","DOI":"10.1049\/cp.2013.1523"},{"key":"1201_CR25","unstructured":"Little, P. (2014). Who\u2019s afraid of the big, bad DSP? Implementation of Advance Modulation for Single-Lambda Short-Reach Optical Interconnects."},{"key":"1201_CR26","doi-asserted-by":"crossref","unstructured":"Liu, M., Kuehn, W., Lu, Z., & Jantsch, A. (2009). Run-time partial reconfiguration speed investigation and architectural design space exploration. In IEEE 2009 International Conference on Field Programmable Logic and Applications (pp. 498\u2013502).","DOI":"10.1109\/FPL.2009.5272463"},{"key":"1201_CR27","doi-asserted-by":"crossref","unstructured":"Lyubomirsky, I., & Ling, W. (2014). Digital QAM modulation and equalization for high performance 400 Gbe data center modules. In Optical Fiber Communication Conference, Optical Society of America (pp. W1F\u20134).","DOI":"10.1364\/OFC.2014.W1F.4"},{"key":"1201_CR28","unstructured":"Mirzaei, S., Hosangadi, A., & Kastner, R. (2007). FPGA implementation of high speed FIR filters using add and shift method. In IEEE International Conference on Computer Design, 2006, ICCD 2006 (pp. 308\u2013313)."},{"issue":"6","key":"1201_CR29","doi-asserted-by":"crossref","first-page":"1322","DOI":"10.1109\/78.136539","volume":"39","author":"ZJ Mou","year":"1991","unstructured":"Mou, Z.J., & Duhamel, P. (1991). Short-length FIR filters and their use in fast nonrecursive filtering. IEEE Transactions on Signal Processing, 39(6), 1322\u20131332.","journal-title":"IEEE Transactions on Signal Processing"},{"key":"1201_CR30","doi-asserted-by":"crossref","unstructured":"Parker, D.A., & Parhi, K.K. (1996). Area-efficient parallel FIR digital filter implementations. In IEEE Proceedings of International Conference on Application specific systems, architectures and processors, 1996, ASAP 96 (pp. 93\u2013111).","DOI":"10.1109\/ASAP.1996.542805"},{"key":"1201_CR31","doi-asserted-by":"crossref","unstructured":"Pfau, T., Kaneda, N., Corteselli, S., Leven, A., & Chen, Y.K. (2011). Real-time FPGA-based intradyne coherent receiver for 40 Gbit\/s polarization-multiplexed 16-QAM. In Optical Fiber Communication Conference, Optical Society of America. p OTuN4.","DOI":"10.1364\/OFC.2011.OTuN4"},{"key":"1201_CR32","unstructured":"Ren, J., Lee, H., Lin, Q., Leibowitz, B., Chen, E.H., Oh, D., Lambrecht, F., Stojanovic, V., Yang, C.K.K., & Zerbe, J. (2007). Precursor ISI reduction in high-speed I\/O. In 2007 IEEE Symposium on VLSI Circuits (pp. 134\u2013135): IEEE."},{"issue":"23","key":"1201_CR33","doi-asserted-by":"crossref","first-page":"2274","DOI":"10.1109\/LPT.2013.2286105","volume":"25","author":"MN Sakib","year":"2013","unstructured":"Sakib, M.N., & Liboiron-Ladouceur, O. (2013). A study of error correction codes for PAM signals in data center applications. IEEE Photonics Technology Letters, 25(23), 2274\u2013 2277.","journal-title":"IEEE Photonics Technology Letters"},{"key":"1201_CR34","unstructured":"Scholten, M., Coe, T., Dillard, J., & Chang, F. (2009). Enhanced FEC for 40G\/100G."},{"key":"1201_CR35","doi-asserted-by":"crossref","unstructured":"Stamoulias, I., Georgoulakis, K., Blionas, S., & Glentis, G. (2015). FPGA implementation of an MLSE equalizer in 10Gb\/s optical links. In 2015 IEEE International Conference on Digital Signal Processing (DSP) (pp. 794\u2013798): IEEE.","DOI":"10.1109\/ICDSP.2015.7251985"},{"issue":"7","key":"1201_CR36","doi-asserted-by":"crossref","first-page":"1395","DOI":"10.1109\/JLT.2015.2389898","volume":"33","author":"K Szczerba","year":"2015","unstructured":"Szczerba, K., Westbergh, P., Karlsson, M., Andrekson, P.A., & Larsson, A. (2015). 70 Gbps 4-PAM and 56 Gbps 8-PAM using an 850 nm VCSEL. Journal of Lightwave Technology, 33(7), 1395\u20131401.","journal-title":"Journal of Lightwave Technology"},{"key":"1201_CR37","unstructured":"Taubenblatt, M. (2011). Optical interconnects for high performance computing. In Optical Fiber Communication Conference, Optical Society of America, p OThH3."},{"key":"1201_CR38","unstructured":"Tiwari, B., & Mehra, R. (2012). Design and implementation of Reed Solomon Decoder for 802.16 network using FPGA. In IEEE International Conference on Signal processing, computing and control (ISPCC), 2012 (pp. 1\u20135): IEEE."},{"key":"1201_CR39","doi-asserted-by":"crossref","unstructured":"Toft, F., Rousk, N., M\u00e5rtensson, J., Forzati, M., Olsson, B.E., & Larsson-Edefors, P. (2012). Feasibility study of FPGA-based equalizer for 112-Gbit\/s optical fiber receivers. In 2012 IEEE International Symposium on Circuits and Systems (pp. 3234\u20133237): IEEE.","DOI":"10.1109\/ISCAS.2012.6272013"},{"key":"1201_CR40","unstructured":"Torres, V., Perez-Pascual, A., Sansaloni, T., & Valls, J. (2012). Fully-parallel LUT-based (2048, 1723) LDPC code decoder for FPGA. In 2012 19th IEEE International Conference on Electronics, Circuits and Systems (ICECS) (pp. 408\u2013411): IEEE."},{"issue":"2","key":"1201_CR41","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TVLSI.2010.2095892","volume":"20","author":"YC Tsao","year":"2012","unstructured":"Tsao, Y.C., & Choi, K. (2012). Area-efficient parallel FIR digital filter structures for symmetric convolutions based on fast FIR algorithm. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(2), 366\u2013371.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1201_CR42","unstructured":"Urricariet, C. (2015). Latest trends in data center optics. Tech. rep., Finisar."},{"key":"1201_CR43","unstructured":"Wang, Z., & Ghiasi, A. (2012). FEC Tradeofffs and analyses for 100G optical networking. Tech. rep., Broadcom."},{"key":"1201_CR44","unstructured":"Welch, B., Bergey-Luxtera, C., Ghiasi, A., Wang, Z., & Telang, V. (2016). 100 Gb\/s Duplex Interconnects using Moderate PAM-N signaling."},{"issue":"7","key":"1201_CR45","doi-asserted-by":"crossref","first-page":"971","DOI":"10.1109\/50.144921","volume":"10","author":"JH Winters","year":"1992","unstructured":"Winters, J.H., & Kasturia, S. (1992). Adaptive nonlinear cancellation for high-speed fiber-optic systems. Journal of lightwave technology, 10(7), 971\u2013977.","journal-title":"Journal of lightwave technology"},{"key":"1201_CR46","doi-asserted-by":"crossref","unstructured":"Woods, R., McAllister, J., Yi, Y., & Lightbody, G. (2008). FPGA-based implementation of signal processing systems: Wiley.","DOI":"10.1002\/9780470713785"},{"issue":"2","key":"1201_CR47","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1049\/iet-cds.2013.0159","volume":"8","author":"F Yuan","year":"2014","unstructured":"Yuan, F., Al-Taee, A.R., Ye, A., & Sadr, S. (2014). Design techniques for decision feedback equalisation of multi-giga-bit-per-second serial data links: a state-of-the-art review. IET Circuits Devices & Systems, 8(2), 118\u2013 130.","journal-title":"IET Circuits Devices & Systems"},{"issue":"1","key":"1201_CR48","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1023\/A:1007968503172","volume":"16","author":"A Zerga\u00efnoh","year":"1997","unstructured":"Zerga\u00efnoh, A., Duhamel, P., & Vidal, JP. (1997). Efficient implementation methodology of fast FIR filtering algorithms on DSP. Journal of VLSI signal processing systems for signal, image and video technology, 16(1), 81\u2013103.","journal-title":"Journal of VLSI signal processing systems for signal, image and video technology"},{"issue":"1","key":"1201_CR49","first-page":"117","volume":"162","author":"M Zhang","year":"2014","unstructured":"Zhang, M., Cui, Y., Li, Q., Han, W., Wang, L., & Liu, M. (2014). Implementation of Modified FEC Codec and High-Speed Synchronizer in 10g-EPON. Sensors & Transducers, 162(1), 117.","journal-title":"Sensors & Transducers"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-016-1201-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1201-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1201-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T20:10:58Z","timestamp":1568578258000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-016-1201-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,26]]},"references-count":49,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,8]]}},"alternative-id":["1201"],"URL":"https:\/\/doi.org\/10.1007\/s11265-016-1201-y","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2016,11,26]]}}}