{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,6,28]],"date-time":"2023-06-28T21:30:22Z","timestamp":1687987822209},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2016,12,28]],"date-time":"2016-12-28T00:00:00Z","timestamp":1482883200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1007\/s11265-016-1215-5","type":"journal-article","created":{"date-parts":[[2016,12,28]],"date-time":"2016-12-28T08:36:02Z","timestamp":1482914162000},"page":"1533-1549","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Memory Controller for Vector Processor"],"prefix":"10.1007","volume":"90","author":[{"given":"Tassadaq","family":"Hussain","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oscar","family":"Palomar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman S.","family":"\u00dcnsal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adrian","family":"Cristal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,12,28]]},"reference":[{"key":"1215_CR1","unstructured":"Visual computing technology from NVIDIA. http:\/\/www.nvidia.com\/ ."},{"key":"1215_CR2","doi-asserted-by":"crossref","unstructured":"Espasa, R., Valero, M., & Smith, J.E. (1998). Vector architectures: past, present and future. In 12th international conference on Supercomputing.","DOI":"10.1145\/277830.277935"},{"key":"1215_CR3","doi-asserted-by":"crossref","unstructured":"Kozyrakism, C., & Patterson, D. (2003). Overcoming the limitations of conventional vector processors. In ACM SIGARCH Computer Architecture News.","DOI":"10.1145\/871656.859664"},{"key":"1215_CR4","unstructured":"Lee, Y., Avizienis, R., Bishara, A., Xia, R., Lockhart, D., Batten, C., & Asanovi\u0107, K. (2011). Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators. In ACM SIGARCH Computer Architecture News, (Vol. 39 pp. 129\u2013140): ACM."},{"key":"1215_CR5","unstructured":"Hussain, T., Pericas, M., Navarro, N., & Ayguade, E. Implementation of a Reverse Time Migration Kernel using the HCE High Level Synthesis Tool."},{"key":"1215_CR6","unstructured":"Hussain, T., Palomar, O., Cristal, A., Unsal, O., Ayguady, E., & Valero, M. (2014). Advanced pattern based memory controller for FPGA based HPC applications. In International Conference on High Performance Computing & Simulation (p. 8): ACM, IEEE."},{"key":"1215_CR7","doi-asserted-by":"crossref","unstructured":"Hussain, T., Pericas, M., Navarro, N., & Ayguade, E. (2012). PPMC: Hardware scheduling and memory management support for multi hardware accelerators. In FPL.","DOI":"10.1109\/FPL.2012.6339373"},{"key":"1215_CR8","unstructured":"Embedded Development Kit EDK 10.1i. MicroBlaze Processor Reference Guide."},{"key":"1215_CR9","unstructured":"Nios II: Processor Reference Handbook, 2009."},{"key":"1215_CR10","unstructured":"Yiannacouras, P., Gregory Steffan, J., & Rose, J. (2008). Vespa: portable, scalable, and flexible fpga-based vector processors. In Proceedings of the 2008 International Conference on Compilers, Architectures and Synthesis for Embedded Systems (pp. 61\u201370): ACM."},{"key":"1215_CR11","unstructured":"Chou, C.H., Severance, A., Brant, A.D., Liu, Z., Sant, S., & Lemieux, G.G.F. (2011). Vegas: soft vector processor with scratchpad memory. In Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (pp. 15\u201324): ACM."},{"key":"1215_CR12","unstructured":"Russell, R.M. The CRAY-1 computer system."},{"key":"1215_CR13","unstructured":"Hui, C. Vector pipelining, chaining, and speed on the IBM 3090 and cray X-MP."},{"key":"1215_CR14","unstructured":"Michael, W. (1991). Strip mining on SIMD architectures. In Proceedings of the 5th international conference on Supercomputing: ACM."},{"key":"1215_CR15","unstructured":"Hussain, T., Palomar, O., Cristal, A., Unsal, O., Ayguady, E., Valero, M., & Haider, A. (2014). Stand-alone memory controller for graphics system. In The 10th International Symposium on Applied Reconfigurable Computing (ARC 2014): ACM."},{"key":"1215_CR16","doi-asserted-by":"crossref","unstructured":"Hussain, T., & Amna, H. (2014). A Pattern-Based Graphics Controller International Journal of Circuits and Architecture.","DOI":"10.1504\/IJCAD.2014.060705"},{"key":"1215_CR17","doi-asserted-by":"crossref","unstructured":"Hussain, T., Shafiq, M., Pericas, M., Navarro, N., & Ayguade, E. (2012). PPMC: A programmable pattern based memory controller. In ARC.","DOI":"10.1007\/978-3-642-28365-9_8"},{"key":"1215_CR18","unstructured":"Hussain, T., Pericas, M., Navarro, N., & Ayguade, E. (2011). Reconfigurable memory controller with programmable pattern support."},{"key":"1215_CR19","doi-asserted-by":"crossref","unstructured":"Yiannacouras, P., Rose, J., & Gregory Steffan, J (2005). The microarchitecture of FPGA-based soft processors. International conference on Compilers architectures and synthesis for embedded systems.","DOI":"10.1145\/1086297.1086325"},{"key":"1215_CR20","unstructured":"Crockett, L.H., Elliot, R.A., Enderwitz, M.A., & Stewart, R.W. (2014). The Zynq Book: Embedded Processing with the Arm Cortex-A9 on the Xilinx Zynq-7000 All Programmable Soc Strathclyde Academic Media."},{"key":"1215_CR21","doi-asserted-by":"crossref","unstructured":"Yu, J., Eagleston, C., Chou, Christopher H.-Y., Perreault, M., & Lemieux, G. (2009). Vector processing as a soft processor accelerator. volume 2, page 12 ACM.","DOI":"10.1145\/1534916.1534922"},{"key":"1215_CR22","doi-asserted-by":"crossref","unstructured":"Severance, A., & Lemieux, G. (2012). Venice: A compact vector processor for fpga applications. In 2012 International Conference on Field-Programmable Technology (FPT) (pp. 261\u2013268): IEEE.","DOI":"10.1109\/FPT.2012.6412146"},{"key":"1215_CR23","unstructured":"McKee, S.A., Wulf, W.A., Aylor, J.H., Klenke, R.H., Salinas, M.H., Hong, S.I., & Weikle, D.A.B. (2000). Dynamic access ordering for streamed computations (Vol. 49, pp. 1255\u20131271): IEEE."},{"key":"1215_CR24","doi-asserted-by":"crossref","unstructured":"Carter, J., Hsieh, W., Stoller, L., Swanson, M., Zhang, L., Brunvand, E., Davis, A., Kuo, C.-C., Kuramkote, R., Parker, M., Schaelicke, L., & Tateyama, T. (1999). Impulse: Building a smarter memory controller: Prentice-Hall, Inc.","DOI":"10.1109\/HPCA.1999.744334"},{"key":"1215_CR25","unstructured":"Zhang, L., Fang, Z., Parker, M., Mathew, B.K, Schaelicke, L., Carter, J.B, Hsieh, W.C, & McKee, S.A. (2001). The impulse memory controller (Vol. 50, pp. 1117\u20131132): IEEE."},{"key":"1215_CR26","doi-asserted-by":"crossref","unstructured":"Steinke, S., Grunwald, N., Wehmeyer, L., Banakar, R., Balakrishnan, M., & Marwedel, P. (2002). Reducing energy consumption by dynamic copying of instructions onto onchip memory. In 15th International Symposium on System Synthesis.","DOI":"10.1145\/581199.581247"},{"key":"1215_CR27","unstructured":"Ranjan, P.P., Dutt Nikil, D, & Alexandru, N. (1999). Memory issues in embedded systems-on-chip: optimizations and exploration: Springer."},{"key":"1215_CR28","doi-asserted-by":"crossref","unstructured":"Suhendra, V., Mitra, T., Roychoudhury, A., & Chen, T. (2005). Wcet centric data allocation to scratchpad memory. In 26th IEEE International Real-Time Systems Symposium RTSS.","DOI":"10.1109\/RTSS.2005.45"},{"key":"1215_CR29","doi-asserted-by":"crossref","unstructured":"Deverge, J.-F., & Puaut, I. Wcet-directed dynamic scratchpad memory allocation of data. In 19th Euromicro Conference on Real-Time Systems, 2007. ECRTS\u201907.","DOI":"10.1109\/ECRTS.2007.37"},{"key":"1215_CR30","unstructured":"Sumesh, U., Angel, D., & Rajeev, B. Dynamic allocation for scratch-pad memory using compile-time decisions. ACM Transactions on Embedded Computing Systems (TECS)."},{"key":"1215_CR31","unstructured":"Xilinx (2010). Channelized direct memory access and scatter gather."},{"key":"1215_CR32","unstructured":"Lattice Semiconductor Corporation. Scatter-Gather Direct Memory Access Controller IP Core Users Guide, 2010."},{"key":"1215_CR33","unstructured":"Altera Corporation. Scatter-Gather DMA Controller Core, Quartus II 9.1, 2009."},{"key":"1215_CR34","doi-asserted-by":"crossref","unstructured":"Hussain, T., Palomar, O., Cristal, A., Unsal, O., Ayguady, E., & Valero, M. (2014). PVMC: Programmable vector memory controller. In The 25th IEEE International Conference on Application-specific Systems, Architectures and Processors. IEEE ASAP 2014 Conference.","DOI":"10.1109\/ASAP.2014.6868668"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-016-1215-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1215-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-016-1215-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,16]],"date-time":"2019-09-16T21:15:59Z","timestamp":1568668559000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-016-1215-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12,28]]},"references-count":34,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2018,11]]}},"alternative-id":["1215"],"URL":"https:\/\/doi.org\/10.1007\/s11265-016-1215-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,12,28]]}}}