{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,21]],"date-time":"2026-09-21T09:40:28Z","timestamp":1789983628340,"version":"4.0.1"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2017,2,9]],"date-time":"2017-02-09T00:00:00Z","timestamp":1486598400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1007\/s11265-017-1226-x","type":"journal-article","created":{"date-parts":[[2017,2,9]],"date-time":"2017-02-09T12:12:33Z","timestamp":1486642353000},"page":"127-144","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Efficient System-Level Hardware Synthesis of Dataflow Programs Using Shared Memory Based FIFO"],"prefix":"10.1007","volume":"90","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4603-9029","authenticated-orcid":false,"given":"Mariem","family":"Abid","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Khaled","family":"Jerbi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Micka\u00ebl","family":"Raulet","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Olivier","family":"D\u00e9forges","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2017,2,9]]},"reference":[{"key":"1226_CR1","unstructured":"Abid, M., Jerbi, K., Raulet, M., Deforges, O., & Abid, M. (2013). System level synthesis of dataflow programs: HEVC decoder case study. In Electronic system level synthesis conference (ESLsyn), 2013 (pp. 1\u20136)."},{"key":"1226_CR2","doi-asserted-by":"crossref","unstructured":"Bezati, E., Mattavelli, M., & Janneck, J. (2013). High-Level Synthesis of dataflow programs for signal processing systems. In 8Th international symposium on image and signal processing and analysis (ISPA 2013).","DOI":"10.1109\/ISPA.2013.6703837"},{"key":"1226_CR3","doi-asserted-by":"publisher","unstructured":"Bezati, E., Yviquel, H., Raulet, M., & Mattavelli, M. (2011). A unified hardware\/software co-synthesis solution for signal processing systems. In Conference on design and architecfor signal and image processing (DASIP), 2011 (pp. 1\u20136). doi:\n                        10.1109\/DASIP.2011.6136877\n                        \n                    .","DOI":"10.1109\/DASIP.2011.6136877"},{"key":"1226_CR4","doi-asserted-by":"crossref","first-page":"251","DOI":"10.1007\/s11265-009-0399-3","volume":"63","author":"SS Bhattacharyya","year":"2011","unstructured":"Bhattacharyya, S.S., Eker, J., Janneck, J.W., Lucarz, C., Mattavelli, M., & Raulet, M. (2011). Overview of the MPEG reconfigurable video coding (RVC) framework. Journal of Signal Processing Systems, 63, 251\u2013263.","journal-title":"Journal of Signal Processing Systems"},{"key":"1226_CR5","unstructured":"Bowen, M. Handel-C Language Reference Manual Version 2.1. Embedded Solutions Limited."},{"issue":"4","key":"1226_CR6","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MDT.2009.69","volume":"26","author":"P Coussy","year":"2009","unstructured":"Coussy, P., Gajski, D.D., Meredith, M., & Takach, A. (2009). An introduction to High-Level synthesis (HLS). IEEE Design & Test of Computers, 26(4), 8\u201317.","journal-title":"IEEE Design & Test of Computers"},{"key":"1226_CR7","doi-asserted-by":"crossref","unstructured":"Dennis, J.B. (1974). First version of a data flow procedure language. In Programming symposium, proceedings colloque sur la programmation (pp. 362\u2013376).","DOI":"10.1007\/3-540-06859-7_145"},{"key":"1226_CR8","unstructured":"Eker, J., & Janneck, J.W. (2003). CAL Language report specification of the CAL actor language. Tech. Rep. UCB\/ERL m03\/48, EECS Department, University of California, Berkeley."},{"key":"1226_CR9","doi-asserted-by":"publisher","unstructured":"Frigo, J., Gokhale, M., & Lavenier, D. (2001). Evaluation of the streams-c c-to-fpga compiler: An applications perspective. In Proceedings of the 2001 ACM\/SIGDA ninth international symposium on field programmable gate arrays, FPGA \u201901 (pp. 134\u2013140). New York: ACM. doi:\n                        10.1145\/360276.360326\n                        \n                    .","DOI":"10.1145\/360276.360326"},{"key":"1226_CR10","doi-asserted-by":"publisher","unstructured":"Gupta, S., Dutt, N., Gupta, R., & Nicolau, A. (2003). Spark: a high-level synthesis framework for applying parallelizing compiler transformations. In 16th international conference on VLSI design, 2003. Proceedings (pp. 461\u2013466). doi:\n                        10.1109\/ICVD.2003.1183177\n                        \n                    .","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"1226_CR11","doi-asserted-by":"publisher","unstructured":"Janneck, J., Miller, I., Parlour, D., Roquier, G., Wipliez, M., & Raulet, M. (2008). Synthesizing hardware from dataflow programs: An MPEG-4 simple profile decoder case study. In IEEE workshop on signal processing systems, 2008. SiPS 2008(pp. 287\u2013292). doi:\n                        10.1109\/SIPS.2008.4671777\n                        \n                    .","DOI":"10.1109\/SIPS.2008.4671777"},{"key":"1226_CR12","doi-asserted-by":"publisher","unstructured":"Jerbi, K., Raulet, M., Deforges, O., & Abid, M. (2012). Automatic generation of synthesizable hardware implementation from high level RVC-cal description. In IEEE international conference on acoustics, speech and signal processing (ICASSP), 2012 (pp. 1597\u20131600). doi:\n                        10.1109\/ICASSP.2012.6288199\n                        \n                    .","DOI":"10.1109\/ICASSP.2012.6288199"},{"key":"1226_CR13","unstructured":"Kahn, G. (1974). The semantics of simple language for parallel programming. In IFIP Congress (pp. 471\u2013475)."},{"key":"1226_CR14","doi-asserted-by":"crossref","unstructured":"Lee, E.A., & Parks, T. (1995). Dataflow process networks. In Proceedings of the IEEE (pp. 773\u2013799).","DOI":"10.1109\/5.381846"},{"key":"1226_CR15","unstructured":"Martin, G., Bailey, B., & Piziali, A. (2007). ESL Design and verification: a prescription for electronic system level methodology. San Francisco: Morgan kaufmann publishers Inc."},{"key":"1226_CR16","doi-asserted-by":"publisher","unstructured":"Najjar, W., Bohm, W., Draper, B., Hammes, J., Rinker, R., Beveridge, J., Chawathe, M., & Ross, C. (2003). High-level language abstraction for reconfigurable computing. Computer, 36(8), 63\u201369. doi:\n                        10.1109\/MC.2003.1220583\n                        \n                    .","DOI":"10.1109\/MC.2003.1220583"},{"key":"1226_CR17","unstructured":"Siret, N., Wipliez, M., Nezan, J.F., & Palumbo, F. (2012). Generation of efficient High-Level hardware code from dataflow programs. In Proceedings of design, automation and test in europe (DATE)."},{"key":"1226_CR18","unstructured":"Wipliez, M. (2010). Compilation infrastructure for dataflow programs. Ph.D. thesis, INSA Rennes."},{"key":"1226_CR19","doi-asserted-by":"publisher","unstructured":"Yviquel, H., Casseau, E., Wipliez, M., & Raulet, M. (2011). Efficient multicore scheduling of dataflow process networks. In IEEE Workshop On Signal Processing Systems (SiPS), 2011 (pp. 198\u2013203): Liban. doi:\n                        10.1109\/SiPS.2011.6088974\n                        \n                    .","DOI":"10.1109\/SiPS.2011.6088974"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-017-1226-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-017-1226-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-017-1226-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,11]],"date-time":"2018-01-11T01:10:44Z","timestamp":1515633044000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-017-1226-x"}},"subtitle":["HEVC Decoder Case Study"],"short-title":[],"issued":{"date-parts":[[2017,2,9]]},"references-count":19,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,1]]}},"alternative-id":["1226"],"URL":"https:\/\/doi.org\/10.1007\/s11265-017-1226-x","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,2,9]]}}}