{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:45:49Z","timestamp":1776955549270,"version":"3.51.4"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100004359","name":"Vetenskapsr\u00e5det","doi-asserted-by":"publisher","award":["2008-4551"],"award-info":[{"award-number":["2008-4551"]}],"id":[{"id":"10.13039\/501100004359","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Huaewi ICT"},{"DOI":"10.13039\/501100004681","name":"Higher Education Commission, Pakistan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004681","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1007\/s11265-017-1326-7","type":"journal-article","created":{"date-parts":[[2018,1,31]],"date-time":"2018-01-31T23:12:01Z","timestamp":1517440321000},"page":"459-473","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":17,"title":["Configurable FFT Processor Using Dynamically Reconfigurable Resource Arrays"],"prefix":"10.1007","volume":"91","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5598-249X","authenticated-orcid":false,"given":"Muhammad Ali","family":"Shami","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad Adeel","family":"Tajammul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Hemani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,2,1]]},"reference":[{"key":"1326_CR1","unstructured":"Zyren, J. (2007). Overview of the 3gpp long term evolution physical layer. Technical Report 3GPPEVOLUTIONWP, Freescale 07."},{"key":"1326_CR2","doi-asserted-by":"publisher","unstructured":"Shami, M. A., & Hemani, A. (2010). Control scheme for a cgra. In Proceedings of the 22nd international computer architecture and high performance computing (SBAC-PAD) symposium. \n                    https:\/\/doi.org\/10.1109\/SBAC-PAD.2010.12\n                    \n                  (pp. 17\u201324).","DOI":"10.1109\/SBAC-PAD.2010.12"},{"key":"1326_CR3","doi-asserted-by":"publisher","unstructured":"Loomis, H., Kragh, F., & Dinolt, G. (2015). Implementing a software defined radio using the maestro 49-tile processor. In 2015 IEEE aerospace conference. \n                    https:\/\/doi.org\/10.1109\/AERO.2015.7119153\n                    \n                   (pp. 1\u201314).","DOI":"10.1109\/AERO.2015.7119153"},{"key":"1326_CR4","doi-asserted-by":"publisher","unstructured":"Tran, T. H., Kanagawa, S., Nguyen, D. P., & Nakashima, Y. (2016). Asic design of mul-red radix-2 pipeline fft circuit for 802.11ah system. In 2016 IEEE symposium in low-power and high-speed chips (COOL CHIPS XIX). \n                    https:\/\/doi.org\/10.1109\/CoolChips.2016.7503678\n                    \n                   (pp. 1\u20133).","DOI":"10.1109\/CoolChips.2016.7503678"},{"issue":"1","key":"1326_CR5","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/TCE.2011.5735479","volume":"57","author":"C Yu","year":"2011","unstructured":"Yu, C., Yen, M.-H., Hsiung, P.-A., & Chen, S.-J. (2011). A low-power 64-point pipeline fft\/ifft processor for ofdm applications. IEEE Transactions on Consumer Electronics, 57(1), 40\u201340. \n                    https:\/\/doi.org\/10.1109\/TCE.2011.5735479\n                    \n                  . ISSN 0098-3063.","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"3","key":"1326_CR6","doi-asserted-by":"publisher","first-page":"380","DOI":"10.1109\/4.748190","volume":"34","author":"BM Baas","year":"1999","unstructured":"Baas, B. M. (1999). A low-power, high-performance, 1024-point fft processor. IEEE Journal of Solid-State Circuits, 34(3), 380\u2013387. \n                    https:\/\/doi.org\/10.1109\/4.748190\n                    \n                  .","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"1326_CR7","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/TCE.2005.1405695","volume":"51","author":"C-C Wang","year":"2005","unstructured":"Wang, C.-C., Huang, J.-M., & Cheng, H.-C. (2005). A 2k\/8k mode small-area fft processor for ofdm demodulation of dvb-t receivers. IEEE Transactions on Consumer Electronics, 51(1), 28\u201332. \n                    https:\/\/doi.org\/10.1109\/TCE.2005.1405695\n                    \n                  . ISSN 0098-3063.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"1326_CR8","doi-asserted-by":"publisher","first-page":"1306","DOI":"10.1155\/S1110865703309060","volume":"13","author":"J-C Kuo","year":"2003","unstructured":"Kuo, J. -C., Wen, C. -H., Lin, C. -H., & Wu, A.-Y.(A.) (2003). Vlsi design of a variable-length fft\/ifft processor for ofdm-based communication systems. EURASIP Journal on Applied Signal Processing, 13, 1306\u20131316. \n                    https:\/\/doi.org\/10.1155\/S1110865703309060\n                    \n                  .","journal-title":"EURASIP Journal on Applied Signal Processing"},{"key":"1326_CR9","doi-asserted-by":"publisher","unstructured":"O\u2019Brien, J., Mather, J., & Holland, B. (1989). A 200 mips single-chip 1 k fft processor. In Proceedings of the IEEE international solid-state circuits conference on digest of technical papers. 36th ISSCC. \n                    https:\/\/doi.org\/10.1109\/ISSCC.1989.48244\n                    \n                   (pp. 166\u2013167).","DOI":"10.1109\/ISSCC.1989.48244"},{"key":"1326_CR10","doi-asserted-by":"publisher","unstructured":"Wosnitza, M., Cavadini, M., Thaler, M., & Troster, G. (1998). A high precision 1024-point fft processor for 2d convolution. In Proceedings of the digest of technical papers solid-state circuits conference on 1998 IEEE international. \n                    https:\/\/doi.org\/10.1109\/ISSCC.1998.672398\n                    \n                   (pp. 118\u2013119).","DOI":"10.1109\/ISSCC.1998.672398"},{"key":"1326_CR11","doi-asserted-by":"publisher","unstructured":"Lee, Y. -H., Yu, T. -H., Huang, K. -K., & Wu, A. -Y. (2006). Rapid ip design of variable-length cached-fft processor for ofdm-based communication systems. In Proceedings of the IEEE workshop signal processing systems design and implementation SIPS \u201906. \n                    https:\/\/doi.org\/10.1109\/SIPS.2006.352556\n                    \n                   (pp. 62\u201365).","DOI":"10.1109\/SIPS.2006.352556"},{"issue":"6","key":"1326_CR12","doi-asserted-by":"publisher","first-page":"451","DOI":"10.1109\/TCSII.2010.2048373","volume":"57","author":"S-N Tang","year":"2010","unstructured":"Tang, S. -N., Tsai, J. -W., & Chang, T. -Y. (2010). A 2.4-gs\/s fft processor for ofdm-based wpan applications. IEEE Transactions on Circuits and Systems\u2013II:Express Beriefs, 57(6), 451\u2013455. \n                    https:\/\/doi.org\/10.1109\/TCSII.2010.2048373\n                    \n                  .","journal-title":"IEEE Transactions on Circuits and Systems\u2013II:Express Beriefs"},{"issue":"1","key":"1326_CR13","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/TCE.2003.1205450","volume":"49","author":"Y Jung","year":"2003","unstructured":"Jung, Y., Yoon, H., & Kim, J. (2003). New efficient fft algorithm and pipeline implementation results for ofdm\/dmt applications. IEEE Transactions on Consumer Electronics, 49(1), 14\u201320. \n                    https:\/\/doi.org\/10.1109\/TCE.2003.1205450\n                    \n                  . ISSN 0098-3063.","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"2","key":"1326_CR14","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1007\/s11265-006-7265-3","volume":"43","author":"J Takala","year":"2006","unstructured":"Takala, J., & Punkka, K. (2006). Scalable fft processors and pipelined butterfly units. Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology, 43(2), 113\u2013123. \n                    https:\/\/doi.org\/10.1007\/s11265-006-7265-3\n                    \n                  . ISSN 0922-5773.","journal-title":"Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology"},{"issue":"1","key":"1326_CR15","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1007\/s11265-008-0264-9","volume":"56","author":"B Fu","year":"2009","unstructured":"Fu, B., & Ampadu, P. (2009). An area efficient fft\/ifft processor for mimo-ofdm wlan 802.11n. Journal of Signal Processing Systems, 56(1), 59\u201368. \n                    https:\/\/doi.org\/10.1007\/s11265-008-0264-9\n                    \n                  . ISSN 1939-8115.","journal-title":"Journal of Signal Processing Systems"},{"key":"1326_CR16","doi-asserted-by":"publisher","unstructured":"Tang, A., Yu, L., Han, F., & Zhang, Z. (2016). Cordic-based fft real-time processing design and fpga implementation. In 2016 IEEE 12th international colloquium on signal processing its applications (CSPA). \n                    https:\/\/doi.org\/10.1109\/CSPA.2016.7515837\n                    \n                   (pp. 233\u2013236).","DOI":"10.1109\/CSPA.2016.7515837"},{"key":"1326_CR17","doi-asserted-by":"publisher","unstructured":"Tiwari, A., Phapal, S., Kadam, D., Sivanantham, S., & Sivasankaran, K. (2015). Fpga implementation of fft blocks for ofdm. In 2015 Online international conference on green engineering and technologies (IC-GET). \n                    https:\/\/doi.org\/10.1109\/GET.2015.7453805\n                    \n                   (pp. 1\u20134).","DOI":"10.1109\/GET.2015.7453805"},{"key":"1326_CR18","unstructured":"Shami, M. A. (2012). Dynamically reconfigurable resource array. Ph.D. Thesis, KTH School of Information and Communication Technology, Stockholm, Sweden."},{"issue":"1","key":"1326_CR19","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1109\/TCE.2003.1205465","volume":"49","author":"M Hasan","year":"2003","unstructured":"Hasan, M., Arslan, T., & Thompson, J.S. (2003). A novel coefficient ordering based low power pipelined radix-4 fft processor for wireless lan applications. IEEE Transactions on Consumer Electronics, 49(1), 128\u2013134. \n                    https:\/\/doi.org\/10.1109\/TCE.2003.1205465\n                    \n                  . ISSN 0098-3063.","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"3","key":"1326_CR20","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1007\/s11265-014-0894-z","volume":"78","author":"R Airoldi","year":"2015","unstructured":"Airoldi, R., Campi, F., Cucchi, M., Revanna, D., Anjum, O., & Nurmi, J. (2015). Design and implementation of a power-aware fft core for ofdm-based dsa-enabled cognitive radios. Journal of Signal Processing Systems, 78(3), 257\u2013265. \n                    https:\/\/doi.org\/10.1007\/s11265-014-0894-z\n                    \n                  .","journal-title":"Journal of Signal Processing Systems"},{"key":"1326_CR21","doi-asserted-by":"publisher","unstructured":"Hartenstein, R. (2001). A decade of reconfigurable computing: a visionary retrospective. In Proceedings of the Conf design, automation and test in Europe and exhibition 2001. \n                    https:\/\/doi.org\/10.1109\/DATE.2001.915091\n                    \n                   (pp. 642\u2013649).","DOI":"10.1109\/DATE.2001.915091"},{"key":"1326_CR22","doi-asserted-by":"publisher","unstructured":"Baron, M. (2004). Trends in the use of re-configurable platforms. In Proceedings of the 41st design automation conference. \n                    https:\/\/doi.org\/10.1109\/DAC.2004.240382\n                    \n                  .","DOI":"10.1109\/DAC.2004.240382"},{"key":"1326_CR23","unstructured":"Krishnamurthy, R. (2001). A survey of next generation reconfigurable architectures for embedded computing. Technical report, College of Computing, Georgia Institute of Technology. \n                    ftp:\/\/ftp.cc.gatech.edu\/pub\/coc\/tech_reports\/2001\/GIT-CC-01-29.ps.Z\n                    \n                  ."},{"key":"1326_CR24","unstructured":"Heysters, P. M. (2004). Coarse-grained reconfigurable processors - flexibility meets efficiency. Phd thesis, University of Twente, Enschede."},{"key":"1326_CR25","doi-asserted-by":"publisher","unstructured":"Rixner, S., Dally, W. J., Kapasi, U. J., Khailany, B., Lopez-Lagunas, A., Mattson, P. R., & Owens, J. D. (1998). A bandwidth-efficient architecture for media processing. In Proceedings of the 31st annual ACM\/IEEE int. Symp. MICRO-31 microarchitecture. \n                    https:\/\/doi.org\/10.1109\/MICRO.1998.742118\n                    \n                   (pp. 3\u201313).","DOI":"10.1109\/MICRO.1998.742118"},{"key":"1326_CR26","doi-asserted-by":"publisher","unstructured":"Kwok, Z., & Wilton, S. J. E. (2005). Register file architecture optimization in a coarse-grained reconfigurable architecture. In Proceedings of the 13th annual IEEE symp. Field-programmable custom computing machines FCCM 2005. \n                    https:\/\/doi.org\/10.1109\/FCCM.2005.58\n                    \n                   (pp. 35\u201344).","DOI":"10.1109\/FCCM.2005.58"},{"key":"1326_CR27","doi-asserted-by":"publisher","unstructured":"Lu, G., Singh, H., Lee, M. -H., Bagherzadeh, N., Kurdahi, F. J., Filho, E. M. C., & Castro-Alves, V. (1999). The morphosys dynamically reconfigurable system-on-chip. In Proceedings of the First NASA\/dod workshop evolvable hardware. \n                    https:\/\/doi.org\/10.1109\/EH.1999.785447\n                    \n                   (pp. 152\u2013160).","DOI":"10.1109\/EH.1999.785447"},{"key":"1326_CR28","doi-asserted-by":"publisher","unstructured":"Kamalizad, A. H., Pan, C., & Bagherzadeh, N. (2003). Fast parallel fft on a reconfigurable computation platform. In Proceedings of the 15th symposium on computer architecture and high performance computing. \n                    https:\/\/doi.org\/10.1109\/CAHPC.2003.1250345\n                    \n                   (pp. 254\u2013259).","DOI":"10.1109\/CAHPC.2003.1250345"},{"key":"1326_CR29","doi-asserted-by":"publisher","unstructured":"Shami, M. A., & Hemani, A. (2009). Morphable dpu: Smart and efficient data path for signal processing applications. In Proceedings of the IEEE workshop signal processing systems SiPS 2009. \n                    https:\/\/doi.org\/10.1109\/SIPS.2009.5336246\n                    \n                   (pp. 167\u2013172).","DOI":"10.1109\/SIPS.2009.5336246"},{"key":"1326_CR30","doi-asserted-by":"publisher","unstructured":"Shami, M. A., & Hemani, A. (2011). Address generation scheme for a coarse grain reconfigurable architecture. In Proceedings of the IEEE int application-specific systems, architectures and processors (ASAP) conference. \n                    https:\/\/doi.org\/10.1109\/ASAP.2011.6043232\n                    \n                   (pp. 17\u201324).","DOI":"10.1109\/ASAP.2011.6043232"},{"key":"1326_CR31","doi-asserted-by":"publisher","unstructured":"Shami, M. A., & Hemani, A. (2009). Partially reconfigurable interconnection network for dynamically reprogrammable resource array. In Proceedings of the IEEE 8th international conference ASIC ASICON \u201909. \n                    https:\/\/doi.org\/10.1109\/ASICON.2009.5351593\n                    \n                   (pp. 122\u2013125).","DOI":"10.1109\/ASICON.2009.5351593"},{"key":"1326_CR32","doi-asserted-by":"publisher","unstructured":"Shami, M. A., & Hemani, A. (2010). An improved self-reconfigurable interconnection scheme for a coarse grain reconfigurable architecture. In Proceedings of the NORCHIP. \n                    https:\/\/doi.org\/10.1109\/NORCHIP.2010.5669436\n                    \n                  (pp. 1\u20136).","DOI":"10.1109\/NORCHIP.2010.5669436"},{"key":"1326_CR33","doi-asserted-by":"publisher","unstructured":"Kozyrakis, C., & Patterson, D. (2002). Vector vs. superscalar and vliw architectures for embedded multimedia benchmarks. In Proceedings of the 35th annual IEEE\/ACM international symposium (MICRO-35) microarchitecture. \n                    https:\/\/doi.org\/10.1109\/MICRO.2002.1176257\n                    \n                   (pp. 283\u2013293).","DOI":"10.1109\/MICRO.2002.1176257"},{"key":"1326_CR34","doi-asserted-by":"publisher","unstructured":"Liang, C., & Huang, X. (2009). Mapping parallel fft algorithm onto smartcell coarse-grained reconfigurable architecture. In Proceedings of the 20th IEEE international conference on application-specific systems, architectures and processors ASAP 2009. \n                    https:\/\/doi.org\/10.1109\/ASAP.2009.33\n                    \n                   (pp. 231\u2013234).","DOI":"10.1109\/ASAP.2009.33"},{"key":"1326_CR35","doi-asserted-by":"publisher","unstructured":"Liang, C., & Huang, X. (2008). Smartcell: a power-efficient reconfigurable architecture for data streaming applications. In Proceedings of the IEEE workshop signal processing systems SiPS 2008. \n                    https:\/\/doi.org\/10.1109\/SIPS.2008.4671772\n                    \n                   (pp. 257\u2013262).","DOI":"10.1109\/SIPS.2008.4671772"},{"key":"1326_CR36","volume-title":"Fabless semiconductor implementation","author":"R Kumar","year":"2008","unstructured":"Kumar, R. (2008). Fabless semiconductor implementation. New York: McGraw-Hill Professional. ISBN-13: 978-0071502665, ISBN-10: 0071502661."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-017-1326-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-017-1326-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-017-1326-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,9]],"date-time":"2019-05-09T03:21:57Z","timestamp":1557372117000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-017-1326-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,1]]},"references-count":36,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2019,5]]}},"alternative-id":["1326"],"URL":"https:\/\/doi.org\/10.1007\/s11265-017-1326-7","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2,1]]},"assertion":[{"value":"15 January 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 July 2017","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 December 2017","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 February 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}