{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T14:38:05Z","timestamp":1740148685363,"version":"3.37.3"},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T00:00:00Z","timestamp":1518652800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1007\/s11265-018-1332-4","type":"journal-article","created":{"date-parts":[[2018,2,15]],"date-time":"2018-02-15T08:06:34Z","timestamp":1518681994000},"page":"1439-1451","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A Rank Decomposed Statistical Error Compensation Technique for Robust Convolutional Neural Networks in the Near Threshold Voltage Regime"],"prefix":"10.1007","volume":"90","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5946-203X","authenticated-orcid":false,"given":"Yingyan","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sai","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naresh R.","family":"Shanbhag","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2018,2,15]]},"reference":[{"key":"1332_CR1","doi-asserted-by":"crossref","unstructured":"Chen, Y.H., Krishna, T., Emer, J., Sze, V. (2016). Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. In IEEE international solid-state circuits conference (ISSCC).","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"1332_CR2","first-page":"944","volume":"2002","author":"JG Chung","year":"2002","unstructured":"Chung, J.G., & Parhi, K.K. (2002). Frequency spectrum based low-area low-power parallel FIR filter design. EURASIP Journal on Applied Signal Processing, 2002, 944\u2013953.","journal-title":"EURASIP Journal on Applied Signal Processing"},{"key":"1332_CR3","doi-asserted-by":"crossref","unstructured":"Mahesh, R., & Vinod, A. (2010). New reconfigurable architectures for implementing FIR filters with low complexity. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 29(2), 275\u2013288.","DOI":"10.1109\/TCAD.2009.2035548"},{"key":"1332_CR4","doi-asserted-by":"publisher","unstructured":"Liu, X., Zhou, J., Liao, X., Wang, C., Luo, J., Madihian, M., Je, M. (2012). Ultra-low-energy near-threshold biomedical signal processor for versatile wireless health monitoring. In 2012 IEEE Asian solid state circuits conference (a-SSCC) (pp. 381\u2013384). https:\/\/doi.org\/10.1109\/ASSCC.2012.6570806 .","DOI":"10.1109\/ASSCC.2012.6570806"},{"key":"1332_CR5","unstructured":"Kim, Y., Hong, I., Yoo, H.J. (2015). 18.3 A 0.5v 54 uw ultra-low-power recognition processor with 93.5 compression. In 2015 IEEE international solid-state circuits conference - (ISSCC) digest of technical papers (pp. 1\u20133)."},{"key":"1332_CR6","doi-asserted-by":"crossref","unstructured":"Dreslinski, R., Wieckowski, M., Blaauw, D., Sylvester, D., Mudge, T. (2010). Near-threshold computing: reclaiming Moore\u2019s law through energy efficient integrated circuits. Proceedings of the IEEE, 98(2), 253\u2013266.","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"1332_CR7","doi-asserted-by":"crossref","unstructured":"Das, S., Blaauw, D., Bull, D., Flautner, K., Aitken, R. (2009). Addressing design margins through error-tolerant circuits. In 46th ACM\/IEEE design automation conference (DAC) (pp. 11\u201312).","DOI":"10.1145\/1629911.1629917"},{"key":"1332_CR8","doi-asserted-by":"crossref","unstructured":"Tschanz, J., Bowman, K., Wilkerson, C., Lu, S.L., Karnik, T. (2009). Resilient circuits: enabling energy-efficient performance and reliability. In IEEE\/ACM international conference on computer-aided design (ICCAD).","DOI":"10.1145\/1687399.1687414"},{"key":"1332_CR9","doi-asserted-by":"crossref","unstructured":"Bahar, R., Mundy, J., Chen, J. (2003). A probabilistic-based design methodology for nanoscale computation. In IEEE\/ACM international conference on computer aided design (ICCAD) (pp. 480\u2013486).","DOI":"10.1109\/ICCAD.2003.159727"},{"issue":"10","key":"1332_CR10","doi-asserted-by":"publisher","first-page":"1195","DOI":"10.1109\/12.257706","volume":"42","author":"N Vaidya","year":"1993","unstructured":"Vaidya, N., & Pradhan, D. (1993). Fault-tolerant design strategies for high reliability and safety. IEEE Transactions on Computers, 42(10), 1195\u20131206.","journal-title":"IEEE Transactions on Computers"},{"issue":"5","key":"1332_CR11","doi-asserted-by":"publisher","first-page":"497","DOI":"10.1109\/TVLSI.2004.826201","volume":"12","author":"B Shim","year":"2004","unstructured":"Shim, B., Sridhara, S., Shanbhag, N. (2004). Reliable low-power digital signal processing via reduced precision redundancy. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(5), 497\u2013510.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1332_CR12","doi-asserted-by":"crossref","unstructured":"Choi, J., Kim, E.P., Rutenbar, R.A., Shanbhag, N.R. (2013). Error resilient MRF message passing architecture for stereo matching. In IEEE workshop on signal processing systems (siPS) (pp. 348\u2013353).","DOI":"10.1109\/SiPS.2013.6674531"},{"key":"1332_CR13","doi-asserted-by":"crossref","unstructured":"Abdallah, R.A., & Shanbhag, N. R. (2013). Error-resilient systems via statistical signal processing. In IEEE workshop on signal processing systems (siPS).","DOI":"10.1109\/SiPS.2013.6674525"},{"issue":"11","key":"1332_CR14","doi-asserted-by":"publisher","first-page":"2882","DOI":"10.1109\/JSSC.2013.2280055","volume":"48","author":"RA Abdallah","year":"2013","unstructured":"Abdallah, R.A., & Shanbhag, N.R. (2013). An energy-efficient ecg processor in 45-nm cmos using statistical error compensation. IEEE Journal of Solid-State Circuits, 48(11), 2882\u20132893.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"1332_CR15","doi-asserted-by":"publisher","unstructured":"Lin, Y., Zhang, S., Shanbhag, N.R. (2016). Variation-tolerant architectures for convolutional neural networks in the near threshold voltage regime. In 2016 IEEE international workshop on signal processing systems (SiPS). https:\/\/doi.org\/10.1109\/SiPS.2016.11 (pp. 17\u201322).","DOI":"10.1109\/SiPS.2016.11"},{"key":"1332_CR16","doi-asserted-by":"crossref","unstructured":"Zhang, S., & Shanbhag, N. (2016). Probabilistic error models for machine learning kernels implemented on stochastic nanoscale fabrics. In Design, automation test in Europe (DATE).","DOI":"10.3850\/9783981537079_0407"},{"key":"1332_CR17","doi-asserted-by":"crossref","unstructured":"Jarrett, K., Kavukcuoglu, K., Ranzato, M., LeCun, Y. (2009). What is the best multi-stage architecture for object recognition?. In IEEE 12th international conference on computer vision (pp. 2146\u20132153).","DOI":"10.1109\/ICCV.2009.5459469"},{"key":"1332_CR18","doi-asserted-by":"crossref","unstructured":"Lecun, Y., Bottou, L., Bengio, Y., Haffner, P. (1998). Gradient-based learning applied to document recognition. Proceedings of the IEEE, 86(11), 2278\u20132324.","DOI":"10.1109\/5.726791"},{"key":"1332_CR19","unstructured":"Han, S., Pool, J., Tran, J., Dally, W. (2015). Learning both weights and connections for efficient neural network. In Advances in neural information processing systems (pp. 1135\u20131143)."},{"key":"1332_CR20","doi-asserted-by":"crossref","unstructured":"Wang, Y. et al. (2016). Low power convolutional neural networks on a chip. In Proceedings of the IEEE international symposium on circuits and systems (ISCAS) (pp. 129\u2013132).","DOI":"10.1109\/ISCAS.2016.7527187"},{"key":"1332_CR21","unstructured":"Courbariaux, M. et al. (2016). Binarynet: training deep neural networks with weights and activations constrained to +\u20091 or \u2212\u20091. arXiv: 1602.02830 ."},{"key":"1332_CR22","doi-asserted-by":"crossref","unstructured":"Hwang, K., & Sung, W. (2014). Fixed-point feedforward deep neural network design using weights +\u20091, 0, and \u2212\u20091. In IEEE workshop on signal processing systems (siPS), 2014 (pp. 1\u20136): IEEE.","DOI":"10.1109\/SiPS.2014.6986082"},{"key":"1332_CR23","doi-asserted-by":"crossref","unstructured":"Anwar, S., Hwang, K., Sung, W. (2015). Fixed point optimization of deep convolutional neural networks for object recognition. In IEEE international conference on acoustics, speech and signal processing (ICASSP), 2015 (pp. 1131\u20131135): IEEE.","DOI":"10.1109\/ICASSP.2015.7178146"},{"key":"1332_CR24","unstructured":"Sung, W., Shin, S., Hwang, K. (2015). Resiliency of deep neural networks under quantization. arXiv: 1511.06488 ."},{"key":"1332_CR25","unstructured":"Knag, P., Liu, C., Zhang, Z. (2016). A 1.40mm2 141mw 898gops sparse neuromorphic processor in 40nm cmos. In 2016 IEEE symposium on VLSI circuits (VLSI-circuits) (pp. 1\u20132)."},{"key":"1332_CR26","doi-asserted-by":"crossref","unstructured":"Lin, Y., Sakr, C., Kim, Y., Shanbhag, N.R. (2017). Predictivenet: an energy-efficient convolutional neural network via zero prediction. In 2017 IEEE international symposium on circuits and systems (ISCAS).","DOI":"10.1109\/ISCAS.2017.8050797"},{"key":"1332_CR27","unstructured":"Chen, T., Du, Z., Sun, N., Wang, J., Wu, C., Chen, Y., Temam, O. (2014). DianNao: a small-footprint high-throughput accelerator for ubiquitous machine-learning. In ACM sigplan notices, (Vol. 49 pp. 269\u2013284): ACM."},{"key":"1332_CR28","doi-asserted-by":"crossref","unstructured":"Du, Z., Fasthuber, R., Chen, T., Ienne, P., Li, L., Luo, T., Feng, X., Chen, Y., Temam, O. (2015). Shidiannao: shifting vision processing closer to the sensor. In ACM\/IEEE 42nd annual international symposium on computer architecture (ISCA), 2015 (pp. 92\u2013104).","DOI":"10.1145\/2749469.2750389"},{"key":"1332_CR29","doi-asserted-by":"crossref","unstructured":"Kang, M., Gonugondla, S.K., Keel, M.S., Shanbhag, N.R. (2015). An energy-efficient memory-based high-throughput vlsi architecture for convolutional networks. In IEEE international conference on acoustics, speech and signal processing (ICASSP), 2015 (pp. 1037\u20131041): IEEE.","DOI":"10.1109\/ICASSP.2015.7178127"},{"key":"1332_CR30","doi-asserted-by":"crossref","unstructured":"Teodorescu, R., Nakano, J., Tiwari, A., Torrellas, J. (2007). Mitigating parameter variation with dynamic fine-grain body biasing. In 40th annual IEEE\/ACM international symposium on microarchitecture (MICRO).","DOI":"10.1109\/MICRO.2007.43"},{"key":"1332_CR31","doi-asserted-by":"crossref","unstructured":"Liang, X., Wei, G.Y., Brooks, D. (2009). Revival: a variation-tolerant architecture using voltage interpolation and variable latency. IEEE Micro, 29, 127\u2013138.","DOI":"10.1109\/MM.2009.13"},{"key":"1332_CR32","doi-asserted-by":"crossref","unstructured":"Strang, G. (2003). Introduction to linear algebra, 3rd edn. Wesley-Cambridge Press.","DOI":"10.1007\/978-3-642-55631-9"},{"key":"1332_CR33","volume-title":"Introduction to probability","author":"DP Bertsekas","year":"2008","unstructured":"Bertsekas, D.P., & Tsitsiklis, J.N. (2008). Introduction to probability, 2nd edn. Belmont: Athena Scientific.","edition":"2nd edn."},{"key":"1332_CR34","unstructured":"Krizhevsky, A., & Hinton, G. (2009). Learning multiple layers of features from tiny images. http:\/\/citeseerx.ist.psu.edu\/viewdoc\/summary?doi=10.1.1.222.9220"},{"key":"1332_CR35","volume-title":"Digital integrated circuits: a design perspective","author":"JM Rabaey","year":"2003","unstructured":"Rabaey, J.M., Chandrakasan, A., Nikolic, B. (2003). Digital integrated circuits: a design perspective. Upper Saddle River: Prentice-Hall, Inc."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-018-1332-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-018-1332-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-018-1332-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T21:09:23Z","timestamp":1570741763000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-018-1332-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,15]]},"references-count":35,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2018,10]]}},"alternative-id":["1332"],"URL":"https:\/\/doi.org\/10.1007\/s11265-018-1332-4","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2018,2,15]]},"assertion":[{"value":"2 March 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 July 2017","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 January 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 February 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}