{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,6,11]],"date-time":"2022-06-11T21:28:13Z","timestamp":1654982893247},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2018,9,6]],"date-time":"2018-09-06T00:00:00Z","timestamp":1536192000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1007\/s11265-018-1402-7","type":"journal-article","created":{"date-parts":[[2018,9,5]],"date-time":"2018-09-05T22:30:02Z","timestamp":1536186602000},"page":"93-113","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Tools and Techniques for Implementation of Real-time Video Processing Algorithms"],"prefix":"10.1007","volume":"91","author":[{"given":"Vecdi Emre","family":"Levent","sequence":"first","affiliation":[]},{"given":"Aydin E.","family":"Guzel","sequence":"additional","affiliation":[]},{"given":"Mustafa","family":"Tosun","sequence":"additional","affiliation":[]},{"given":"Mert","family":"Buyukmihci","sequence":"additional","affiliation":[]},{"given":"Furkan","family":"Aydin","sequence":"additional","affiliation":[]},{"given":"Sezer","family":"G\u00f6ren","sequence":"additional","affiliation":[]},{"given":"Cengiz","family":"Erbas","sequence":"additional","affiliation":[]},{"given":"Toygar","family":"Akg\u00fcn","sequence":"additional","affiliation":[]},{"given":"H. Fatih","family":"Ugurdag","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,9,6]]},"reference":[{"key":"1402_CR1","doi-asserted-by":"crossref","unstructured":"Wang, R., Hamilton, T.J., Tapson, J., van Schai, A. (2014). An FPGA design framework for large-scale spiking neural networks. In Proceedings of IEEE international symposium on circuits and systems (ISCAS).","DOI":"10.1109\/ISCAS.2014.6865169"},{"key":"1402_CR2","doi-asserted-by":"crossref","unstructured":"Nurvitadhi, E., Weisz, G., Wang, Y., Hurkat, S., Nguyen, M., Hoe, J.C., Mart\u00ednez, J. F., Guestrin, C. (2014). Graphgen: An FPGA framework for vertex-centric graph computation. In Proceedings of IEEE international symposium on field-programmable custom computing machines (FCCM).","DOI":"10.1109\/FCCM.2014.15"},{"key":"1402_CR3","unstructured":"SDSoC development environment. \n                    https:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdsoc.html\n                    \n                  . Accessed: 2017-11-12."},{"key":"1402_CR4","unstructured":"SoCEDS getting started. \n                    http:\/\/www.alterawiki.com\/wiki\/SoCEDSGettingStarted\n                    \n                  . Accessed: 2017-11-12."},{"key":"1402_CR5","doi-asserted-by":"crossref","unstructured":"Liu, C., Ng, H. -C., So, H.K.-H. (2015). QuickDough: A rapid FPGA loop accelerator design framework using soft CGRA overlay. In Proceedings of international conference on field programmable technology (FPT).","DOI":"10.1109\/FPT.2015.7393130"},{"key":"1402_CR6","doi-asserted-by":"crossref","unstructured":"Fowers, J., Liu, J., Stitt, G. (2014). A framework for dynamic parallelization of FPGA-accelerated applications. In Proceedings of international workshop on software and compilers for embedded systems (SCOPES).","DOI":"10.1145\/2609248.2609256"},{"key":"1402_CR7","doi-asserted-by":"crossref","unstructured":"Kalms, L., & G\u00f6hringer, D. (2017). Exploration of OpenCL for FPGAs using SDAccel and comparison to GPUs and multicore CPUs. In Proceedings of international conference on field programmable logic and applications (FPL).","DOI":"10.23919\/FPL.2017.8056847"},{"key":"1402_CR8","unstructured":"Intel FPGA SDK for OpenCL. \n                    https:\/\/www.altera.com\/products\/design-software\/embedded-software-developers\/opencl\/overview.html\n                    \n                  . Accessed: 2017-11-12."},{"key":"1402_CR9","doi-asserted-by":"crossref","unstructured":"Ugurdag, H.F. (2013). Experiences on the road from EDA developer to designer to educator. In Proceedings of east-west design & test symposium (EWDTS).","DOI":"10.1109\/EWDTS.2013.6673164"},{"issue":"6","key":"1402_CR10","doi-asserted-by":"publisher","first-page":"414","DOI":"10.1049\/iet-cdt.2011.0156","volume":"6","author":"C Desmouliers","year":"2012","unstructured":"Desmouliers, C., Oruklu, E., Aslan, S., Saniie, J., Vallina, F.M. (2012). Image and video processing platform for field programmable gate arrays using a high-level synthesis. IET Computers & Digital Techniques, 6(6), 414\u2013425.","journal-title":"IET Computers & Digital Techniques"},{"issue":"2","key":"1402_CR11","doi-asserted-by":"publisher","first-page":"291","DOI":"10.1007\/s11554-014-0403-4","volume":"13","author":"H Sahlbach","year":"2017","unstructured":"Sahlbach, H., Thiele, D., Ernst, R. (2017). A system-level FPGA design methodology for video applications with weakly-programmable hardware components. Journal of Real-Time Image Processing, 13(2), 291\u2013309.","journal-title":"Journal of Real-Time Image Processing"},{"key":"1402_CR12","unstructured":"Philip, J.T., Samuvel, B., Pradeesh, K., Nimmi, N.K. (2014). Rimcom: Raster-order image compressor for embedded video applications. In Proceedings of international conference on emerging research areas: magnetics, machines and drives (AICERA\/iCMMD)."},{"key":"1402_CR13","unstructured":"Middlebury optical flowv benchmark database. \n                    http:\/\/vision.middlebury.edu\/flow\/eval\/results\/results-e1.php\n                    \n                  . Accessed: 2017-11-12."},{"key":"1402_CR14","doi-asserted-by":"crossref","unstructured":"Werlberger, M., Trobin, W., Pock, T., Wedel, A., Cremers, D., Bischof, H. (2009). Anisotropic Huber-L1 Optical Flow. In Proceedings of British machine vision conference (BMVC).","DOI":"10.5244\/C.23.108"},{"key":"1402_CR15","unstructured":"B\u00fcy\u00fckayd\u0131n, D., & Akg\u00fcn, T. (2015). GPU implementation of an anisotropic Huber-L1 dense optical flow algorithm using OpenCL. In Proceedings of international conference on embedded computer systems: Architectures, modeling, and simulation (SAMOS)."},{"key":"1402_CR16","unstructured":"Levent, V.E. (2015). FPGA based hardware platform for video processing, Master\u2019s thesis, Yildiz Technical University. YOK Thesis No: 406560."},{"key":"1402_CR17","doi-asserted-by":"crossref","unstructured":"Hwang, C.-T., Hsu, Y.-C., Lin, Y.-L. (1991). Scheduling for functional pipelining and loop winding. In Proceedings of ACM\/IEEE design automation conference (DAC), pp. 764\u2013769.","DOI":"10.1145\/127601.127766"},{"key":"1402_CR18","volume-title":"VLSI digital signal processing systems: Design and implementation","author":"KK Parhi","year":"1999","unstructured":"Parhi, K.K. (1999). VLSI digital signal processing systems: Design and implementation. New York: Wiley."},{"key":"1402_CR19","doi-asserted-by":"crossref","unstructured":"Guzel, A.E., Levent, V., Tosun, M., Ozkan, M.A., Akgun, T., Erbas, C., Ugurdag, H.F. (2016). Using high-level synthesis for rapid design of video processing pipes. In Proceedings of East-West Design & Test Symposium (EWDTS).","DOI":"10.1109\/EWDTS.2016.7807644"},{"key":"1402_CR20","unstructured":"Vivado design suite user guide: High level synthesis (ug902 v2014.3). \n                    http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2014_3\/ug902-vivado-high-level-synthesis.pdf\n                    \n                  . Accessed: 2017-11-12."},{"key":"1402_CR21","doi-asserted-by":"crossref","unstructured":"Buyukmihci, M., Levent, V., Guzel, A., Ates, O., Tosun, M., Akgun, T., Erbas, C., Goren, S., Ugurdag, H. (2016). Output domain downscaler. In Proceedings of international symposium on computer and information sciences (ISCIS).","DOI":"10.1007\/978-3-319-47217-1_28"},{"key":"1402_CR22","unstructured":"Jacobsen, M., Richmond, D., Hogains, N., Kastner, R. (2015). Riffa 2.1: A reusable integration framework for fpga accelerators. In ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol. 8, no. 4, article no. 22."},{"issue":"5","key":"1402_CR23","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/38.946629","volume":"21","author":"E Reinhard","year":"2001","unstructured":"Reinhard, E., Ashikhmin, M., Gooch, B., Shirley, P. (2001). Color transfer between images. IEEE Computer Graphics and Applications, 21(5), 34\u201341.","journal-title":"IEEE Computer Graphics and Applications"},{"issue":"3","key":"1402_CR24","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1016\/S1566-2535(03)00038-1","volume":"4","author":"A Toet","year":"2003","unstructured":"Toet, A. (2003). Natural colour mapping for multiband nightvision imagery. Information Fusion, 4(3), 155\u2013166.","journal-title":"Information Fusion"},{"key":"1402_CR25","doi-asserted-by":"crossref","unstructured":"Janik, I., Tang, Q., Khalid, M. (2015). An overview of altera sdk for opencl: A user perspective. In Proceedings of IEEE Canadian conference on electrical and computer engineering (CCECE), pp. 559\u2013564.","DOI":"10.1109\/CCECE.2015.7129336"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-018-1402-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-018-1402-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-018-1402-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,6]],"date-time":"2019-09-06T09:51:05Z","timestamp":1567763465000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-018-1402-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9,6]]},"references-count":25,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2019,1]]}},"alternative-id":["1402"],"URL":"https:\/\/doi.org\/10.1007\/s11265-018-1402-7","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9,6]]},"assertion":[{"value":"2 April 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 July 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 August 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 September 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}