{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T09:29:28Z","timestamp":1768901368904,"version":"3.49.0"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2018,10,31]],"date-time":"2018-10-31T00:00:00Z","timestamp":1540944000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1007\/s11265-018-1414-3","type":"journal-article","created":{"date-parts":[[2018,10,31]],"date-time":"2018-10-31T03:54:52Z","timestamp":1540958092000},"page":"75-91","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Modeling and Analysis of FPGA Accelerators for Real-Time Streaming Video Processing in the Healthcare Domain"],"prefix":"10.1007","volume":"91","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6834-4860","authenticated-orcid":false,"given":"Steven","family":"van der Vlugt","sequence":"first","affiliation":[]},{"given":"Hadi","family":"Alizadeh Ara","sequence":"additional","affiliation":[]},{"given":"Rob","family":"de Jong","sequence":"additional","affiliation":[]},{"given":"Martijn","family":"Hendriks","sequence":"additional","affiliation":[]},{"given":"Ruben","family":"Guerra Marin","sequence":"additional","affiliation":[]},{"given":"Marc","family":"Geilen","sequence":"additional","affiliation":[]},{"given":"Dip","family":"Goswami","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,10,31]]},"reference":[{"key":"1414_CR1","unstructured":"ALMARVI. (2017). ALMARVI project website. \n                    http:\/\/www.almarvi.eu\/\n                    \n                  ."},{"key":"1414_CR2","unstructured":"Altera. (2017). Intel FPGA SDK for OpenCL. \n                    https:\/\/www.altera.com\/products\/design-software\/embedded-software-developers\/opencl\/overview.html\n                    \n                  ."},{"key":"1414_CR3","unstructured":"Altera. (2017). Intel SoC device overview. \n                    https:\/\/www.altera.com\/products\/fpga\/overview.html\n                    \n                  ."},{"key":"1414_CR4","unstructured":"Andrade, H., Correll, J., Ekbal, A., Ghosal, A., Kim, D., Kornerup, J., Limaye, R., Prasad, A., Ravindran, K., Tran, T., et al. (2012). From streaming models to fpga implementations. In Proceedings of the Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA)."},{"key":"1414_CR5","unstructured":"Ara, H.A., Behrouzian, A., Geilen, M., Hendriks, M., Goswami, D., Basten, T. (2016). Analysis and visualization of execution traces of dataflow applications. In 2016 2nd international workshop on Integrating Dataflow, Embedded computing and Architecture (IDEA), ESR-2017-01, IEEE (pp. 1\u20138)."},{"issue":"2","key":"1414_CR6","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1023\/A:1008052406396","volume":"21","author":"SS Bhattacharyya","year":"1999","unstructured":"Bhattacharyya, S.S., Murthy, P.K., Lee, E.A. (1999). Synthesis of embedded software from synchronous dataflow specifications. Journal of VLSI signal processing systems for signal, image and video technology, 21(2), 151\u2013166.","journal-title":"Journal of VLSI signal processing systems for signal, image and video technology"},{"key":"1414_CR7","unstructured":"(2001). Describing Synthesizable R, Systemc. Synopsys, May."},{"key":"1414_CR8","doi-asserted-by":"crossref","unstructured":"Falk, J, Haubelt, C., Zebelein, C., Teich, J. (2013). Integrated modeling using finite state machines and dataflow graphs. In Handbook of signal processing systems, Springer (pp. 975\u20131013).","DOI":"10.1007\/978-1-4614-6859-2_30"},{"key":"1414_CR9","doi-asserted-by":"crossref","unstructured":"Geilen, M., & Stuijk, S. (2010). Worst-case performance analysis of synchronous dataflow scenarios. In Proceedings of the eighth IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis, ACM (pp. 125\u2013134).","DOI":"10.1145\/1878961.1878985"},{"key":"1414_CR10","unstructured":"Hendriks, M., Alizadeh Ara, H., Geilen, M., Basten, T., Guerra Marin, R., De Jong, R., Van der Vlugt, S. (2017). Monotonic optimization of dataflow buffer sizes. Submitted to Journal of Signal Processing Systems."},{"issue":"2","key":"1414_CR11","doi-asserted-by":"publisher","first-page":"241","DOI":"10.1007\/s11265-009-0397-5","volume":"63","author":"JW Janneck","year":"2011","unstructured":"Janneck, J.W., Miller, I.D., Parlour, D.B., Roquier, G., Wipliez, M., Raulet, M. (2011). Synthesizing hardware from dataflow programs. Journal of Signal Processing Systems, 63(2), 241\u2013249.","journal-title":"Journal of Signal Processing Systems"},{"key":"1414_CR12","doi-asserted-by":"crossref","unstructured":"Keinert, J., Dutta, H., Hannig, F., Haubelt, C., Teich, J. (2009). Model-based synthesis and optimization of static multi-rate image processing algorithms. In Proceedings of the conference on design, automation and test in Europe, European design and automation association (pp. 135\u2013140).","DOI":"10.1109\/DATE.2009.5090646"},{"key":"1414_CR13","unstructured":"MathWorks. (2017). Mathworks Embedded Coder. \n                    https:\/\/mathworks.com\/products\/embedded-coder.html\n                    \n                  ."},{"key":"1414_CR14","unstructured":"MathWorks. (2017). Mathworks HDL Coder. \n                    https:\/\/mathworks.com\/products\/hdl-coder.html\n                    \n                  ."},{"key":"1414_CR15","unstructured":"MathWorks. (2017). Mathworks Simulink. \n                    https:\/\/www.mathworks.com\/products\/simulink.html\n                    \n                  ."},{"key":"1414_CR16","unstructured":"Philips. (2017). Philips iXR Azurion 7 with 12 inch detector. \n                    http:\/\/www.usa.philips.com\/healthcare\/product\/HCNCVD003\/azurion-7-with-12-inch-detector\n                    \n                  ."},{"key":"1414_CR17","doi-asserted-by":"crossref","unstructured":"Salunkhe, H., Moreira, O., van Berkel, K. (2014). Buffer allocation for real-time streaming on a multi-processor without back- pressure. In 2014 IEEE 12th symposium on Embedded Systems for Real-time Multimedia (ESTIMedia), IEEE (pp. 20\u201329).","DOI":"10.1109\/ESTIMedia.2014.6962342"},{"key":"1414_CR18","unstructured":"Salunkhe, H., Moreira, O., van Berkel, K. (2014). Mode-controlled dataflow based modeling & analysis of a 4g-lte receiver. In Proceedings of the conference on design, automation & test in Europe, European design and automation association (p. 212)."},{"key":"1414_CR19","unstructured":"Stuijk, S. (2007). Predictable mapping of streaming applications on multiprocessors. PhD Thesis, Eindhoven University of Technology."},{"key":"1414_CR20","unstructured":"Stuijk, S., Basten, T., Geilen, M., Corporaal, H. (2007). Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs. In Proceedings of the 44th annual design automation conference, ACM (pp. 777\u2013782)."},{"issue":"10","key":"1414_CR21","doi-asserted-by":"publisher","first-page":"1331","DOI":"10.1109\/TC.2008.58","volume":"57","author":"S Stuijk","year":"2008","unstructured":"Stuijk, S., Geilen, M., Basten, T. (2008). Throughput-buffering trade-off exploration for cyclo-static and synchronous dataflow graphs. IEEE Transactions on Computers, 57(10), 1331\u20131345.","journal-title":"IEEE Transactions on Computers"},{"key":"1414_CR22","unstructured":"TOPIC. (2017). DYnamic Process LOader. \n                    https:\/\/topicembeddedproducts.com\/products\/dyplo\/\n                    \n                  ."},{"key":"1414_CR23","unstructured":"TRACE. (1999). Embedded Systems Innovation by TNO. \n                    http:\/\/trace.esi.nl\n                    \n                  ."},{"key":"1414_CR24","unstructured":"Xilinx, Inc. (2017). Xilinx Partial Reconfiguration design tool. \n                    https:\/\/www.xilinx.com\/products\/design-tools\/vivado\/implementation\/partial-reconfiguration.html\n                    \n                  ."},{"key":"1414_CR25","unstructured":"Xilinx, Inc. (2017). Xilinx SDAccel design tool. \n                    https:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html\n                    \n                  ."},{"key":"1414_CR26","unstructured":"Xilinx, Inc. (2017). Xilinx SDSoC design tool. \n                    https:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdsoc.html\n                    \n                  ."},{"key":"1414_CR27","unstructured":"Xilinx, Inc. (2017). Xilinx SoC device overview. \n                    https:\/\/www.xilinx.com\/products\/silicon-devices\/soc.html\n                    \n                  ."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-018-1414-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-018-1414-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-018-1414-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,12,16]],"date-time":"2019-12-16T12:20:14Z","timestamp":1576498814000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-018-1414-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,31]]},"references-count":27,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2019,1]]}},"alternative-id":["1414"],"URL":"https:\/\/doi.org\/10.1007\/s11265-018-1414-3","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10,31]]},"assertion":[{"value":"6 April 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 March 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 September 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"31 October 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}