{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:22:48Z","timestamp":1763457768133,"version":"3.37.3"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"funder":[{"DOI":"10.13039\/501100001831","name":"Delft University of Technology","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100001831","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1007\/s11265-018-1422-3","type":"journal-article","created":{"date-parts":[[2019,1,4]],"date-time":"2019-01-04T06:07:40Z","timestamp":1546582060000},"page":"47-59","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Frame-based Programming, Stream-Based Processing for Medical Image Processing Applications"],"prefix":"10.1007","volume":"91","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8600-5299","authenticated-orcid":false,"given":"Joost","family":"Hoozemans","sequence":"first","affiliation":[]},{"given":"Rob","family":"de Jong","sequence":"additional","affiliation":[]},{"given":"Steven","family":"van der Vlugt","sequence":"additional","affiliation":[]},{"given":"Jeroen","family":"Van Straten","sequence":"additional","affiliation":[]},{"given":"Uttam Kumar","family":"Elango","sequence":"additional","affiliation":[]},{"given":"Zaid","family":"Al-Ars","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,4]]},"reference":[{"issue":"5","key":"1422_CR1","doi-asserted-by":"publisher","first-page":"841","DOI":"10.1109\/TCSVT.2014.2364413","volume":"25","author":"CC Chi","year":"2015","unstructured":"Chi, C. C., Alvarez-Mesa, M., Bross, B., Juurlink, B., Schierl, T. (2015). SIMD Acceleration for HEVC decoding. IEEE Transactions on Circuits and Systems for Video Technology, 25(5), 841\u2013855.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"1422_CR2","unstructured":"Houtgast, E., Sima, V., Bertels, K., Al-Ars, Z. (2018). Comparative analysis of system-level acceleration techniques in bioinformatics: A case study of accelerating the smith-waterman algorithm for bwa-mem. In: Proceedings of 18th IEEE international conference on bioinformatics and bioengineering, Taichung, Taiwan."},{"key":"1422_CR3","doi-asserted-by":"crossref","unstructured":"Kristof, P., Yu, H., Li, Z., Tian, X. (2012). Performance study of SIMD programming models on intel multicore processors. In: 2012 IEEE 26th international parallel and distributed processing symposium workshops phd forum, pp. 2423\u20132432.","DOI":"10.1109\/IPDPSW.2012.299"},{"issue":"8","key":"1422_CR4","doi-asserted-by":"publisher","first-page":"391","DOI":"10.1016\/j.parco.2011.10.002","volume":"38","author":"P Du","year":"2012","unstructured":"Du, P., Weber, R., Luszczek, P., Tomov, S., Peterson, G., Dongarra, J. (2012). \u201dfrom cuda to opencl: Towards a performance-portable solution for multi-platform gpu programming\u201d. Parallel Computing, 38(8), 391\u2013407. [Online]. Available: \n                    http:\/\/www.sciencedirect.com\/science\/article\/pii\/S0167819111001335\n                    \n                  .","journal-title":"Parallel Computing"},{"issue":"6","key":"1422_CR5","doi-asserted-by":"publisher","first-page":"519","DOI":"10.1145\/2499370.2462176","volume":"48","author":"J Ragan-Kelley","year":"2013","unstructured":"Ragan-Kelley, J., Barnes, C., Adams, A., Paris, S., Durand, F., Amarasinghe, S. (2013). Halide: a language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines. ACM SIGPLAN Notices, 48(6), 519\u2013530.","journal-title":"ACM SIGPLAN Notices"},{"issue":"3","key":"1422_CR6","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MCSE.2010.69","volume":"12","author":"JE Stone","year":"2010","unstructured":"Stone, J. E., Gohara, D., Shi, G. (2010). OpenCL: A parallel programming standard for heterogeneous computing systems. Computing in science & engineering, 12(3), 66\u201373.","journal-title":"Computing in science & engineering"},{"key":"1422_CR7","unstructured":"Keinert, J., & Teich, J. (2010). Design of image processing embedded systems using multidimensional data flow. Springer Science & Business Media."},{"issue":"4","key":"1422_CR8","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z. (2011). High-level synthesis for FPGAs: From prototyping to deployment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 30(4), 473\u2013491.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"1422_CR9","doi-asserted-by":"crossref","unstructured":"Guidi, G., Reggiani, E., Tucci, L. D., Durelli, G., Blott, M., Santambrogio, M. D. (2016). On how to improve FPGA-based systems design productivity via SDAccel. In: 2016 IEEE international parallel and distributed processing symposium workshops (IPDPSW), pp. 247\u2013252.","DOI":"10.1109\/IPDPSW.2016.171"},{"key":"1422_CR10","unstructured":"Guo, Z., Buyukkurt, B., Najjar, W. (2004). Input data reuse in compiling window operations onto reconfigurable hardware. In Proceedings of the 2004 ACM SIGPLAN\/SIGBED conference on languages, compilers, and tools for embedded systems, ser. LCTES \u201904 (pp. 249\u2013256). New York: ACM. [Online]. Available: \n                    http:\/\/doi.acm.org\/10.1145\/997163.997199\n                    \n                  ."},{"key":"1422_CR11","doi-asserted-by":"crossref","unstructured":"Dong, Y., Dou, Y., Zhou, J. (2007). Optimized generation of memory structure in compiling window operations onto reconfigurable hardware. In: International workshop on applied reconfigurable computing. Springer, pp. 110\u2013121.","DOI":"10.1007\/978-3-540-71431-6_11"},{"key":"1422_CR12","doi-asserted-by":"crossref","unstructured":"Plavec, F., Vranesic, Z., Brown, S. (2008). Towards compilation of streaming programs into FPGA hardware. In: 2008 forum on specification, verification and design languages, pp. 67\u201372.","DOI":"10.1109\/FDL.2008.4641423"},{"issue":"4","key":"1422_CR13","doi-asserted-by":"publisher","first-page":"144","DOI":"10.1145\/2601097.2601174","volume":"33","author":"J Hegarty","year":"2014","unstructured":"Hegarty, J., Brunhaver, J., DeVito, Z., Ragan-Kelley, J., Cohen, N., Bell, S., Vasilyev, A., Horowitz, M., Hanrahan, P. (2014). Darkroom: compiling high-level image processing code into hardware pipelines. ACM Trans Graph., 33(4), 144\u20131.","journal-title":"ACM Trans Graph."},{"key":"1422_CR14","doi-asserted-by":"crossref","unstructured":"Reiche, O., Schmid, M., Hannig, F., Membarth, R., Teich, J. (2014). Code generation from a domain-specific language for C-based HLS of hardware accelerators. In: 2014 international conference on hardware\/software codesign and system synthesis (CODES+ISSS), pp. 1\u201310.","DOI":"10.1145\/2656075.2656081"},{"key":"1422_CR15","doi-asserted-by":"crossref","unstructured":"Lebedev, I., Cheng, S., Doupnik, A., Martin, J., Fletcher, C., Burke, D., Lin, M., Wawrzynek, J. (2010). MARC: A many-core approach to reconfigurable computing. In: 2010 international conference on reconfigurable computing and FPGAs, pp. 7\u201312.","DOI":"10.1109\/ReConFig.2010.49"},{"key":"1422_CR16","doi-asserted-by":"crossref","unstructured":"Lin, M., Lebedev, I., Wawrzynek, J. (2010). OpenRCL: Low-power high-performance computing with reconfigurable devices. In: 2010 international conference on field programmable logic and applications, pp. 458\u2013463.","DOI":"10.1109\/FPL.2010.93"},{"key":"1422_CR17","doi-asserted-by":"crossref","unstructured":"Nowatzki, T., Gangadhan, V., Sankaralingam, K., Wright, G. (2016). Pushing the limits of accelerator efficiency while retaining programmability. In: 2016 IEEE international symposium on high performance computer architecture (HPCA). IEEE, pp. 27\u201339.","DOI":"10.1109\/HPCA.2016.7446051"},{"key":"1422_CR18","doi-asserted-by":"crossref","unstructured":"Bardak, B., Siddiqui, F. M., Kelly, C., Woods, R. (2014). Dataflow toolset for soft-core processors on FPGA for image processing applications. In: 2014 48th Asilomar conference on signals systems and computers, pp. 1445\u20131449.","DOI":"10.1109\/ACSSC.2014.7094701"},{"key":"1422_CR19","unstructured":"Hoozemans, J., Wong, S., Al-Ars, Z. (2015). Using vliw softcore processors for image processing applications. In: Proceedings of International Conference On embedded computer systems: Architectures, modeling, and simulation, Samos, Greece."},{"issue":"6","key":"1422_CR20","doi-asserted-by":"publisher","first-page":"2262","DOI":"10.1109\/TVLSI.2015.2504871","volume":"24","author":"P Wang","year":"2016","unstructured":"Wang, P., & McAllister, J. (2016). Streaming elements for FPGA signal and image processing accelerators. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24(6), 2262\u20132274.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"1422_CR21","doi-asserted-by":"crossref","unstructured":"Hoozemans, J., van Straten, J., Al-Ars, Z., Wong, S. (2018). Evaluating auto-adaptation methods for fine-grained adaptable processors. In: Proc. 31st international conference on architecture of computing systems, Braunschweig, Germany, pp. 255\u2013268.","DOI":"10.1007\/978-3-319-77610-1_19"},{"issue":"3","key":"1422_CR22","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1109\/TBCAS.2011.2166962","volume":"6","author":"D Stevens","year":"2012","unstructured":"Stevens, D., Chouliaras, V., Azorin-Peris, V., Zheng, J., Echiadis, A., Hu, S. (2012). Biothreads: A novel VLIW-based chip multiprocessor for accelerating biomedical image processing applications. IEEE transactions on biomedical circuits and systems, 6(3), 257\u2013268.","journal-title":"IEEE transactions on biomedical circuits and systems"},{"issue":"4","key":"1422_CR23","doi-asserted-by":"publisher","first-page":"22:1","DOI":"10.1145\/2815631","volume":"8","author":"M Jacobsen","year":"2015","unstructured":"Jacobsen, M., Richmond, D., Hogains, M., Kastner, R. (2015). RIFFA 2.1: A reusable integration framework for FPGA accelerators. ACM Trans. Reconfigurable Technol. Syst., 8(4), 22:1\u201322:23. [Online]. Available: \n                    http:\/\/doi.acm.org\/10.1145\/2815631\n                    \n                  .","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"1422_CR24","unstructured":"topicembeddedproducts.com, DYnamic Process LOader, Online, 2017. [Online]. Available: \n                    https:\/\/topicembeddedproducts.com\/products\/dyplo\/\n                    \n                  ."},{"key":"1422_CR25","unstructured":"xilinx.com, Xilinx Partial Reconfiguration design tool, Online, 2017. [Online]. Available: \n                    https:\/\/www.xilinx.com\/products\/design-tools\/vivado\/implementation\/partial-reconfiguration.html\n                    \n                  ."},{"key":"1422_CR26","unstructured":"Wong, S., & Anjam, F. (2009). The delft reconfigurable VLIW processor. In: Proceedings of 17th international conference on advanced computing and communications, Bangalore, India, pp. 244\u2013251."},{"key":"1422_CR27","doi-asserted-by":"publisher","unstructured":"Hoozemans, J., Heij, R., van Straten, J., Al-Ars, Z. (2017). VLIW-based FPGA computation fabric with streaming memory hierarchy for medical imaging applications, (pp. 36\u201343). Cham: Springer International Publishing. [Online]. Available: \n                    https:\/\/doi.org\/10.1007\/978-3-319-56258-2_4\n                    \n                  .","DOI":"10.1007\/978-3-319-56258-2_4"},{"key":"1422_CR28","first-page":"94111","volume-title":"Embedded computing: a VLIW approach to architecture, compilers, and tools. 500 sansome street, suite 400","author":"JA Fisher","year":"2005","unstructured":"Fisher, J. A., Faraboschi, P., Young, C. (2005). Embedded computing: a VLIW approach to architecture, compilers, and tools. 500 sansome street, suite 400, (p. 94111). San Francisco: Morgan Kaufmann Publishers."},{"issue":"5","key":"1422_CR29","doi-asserted-by":"publisher","first-page":"752","DOI":"10.1007\/s10766-014-0320-y","volume":"43","author":"P J\u00e4\u00e4skel\u00e4inen","year":"2015","unstructured":"J\u00e4\u00e4skel\u00e4inen, P., de La Lama, C. S., Schnetter, E., Raiskila, K., Takala, J., Berg, H. (2015). Pocl: A performance-portable openCL implementation. International Journal of Parallel Programming, 43(5), 752\u2013785.","journal-title":"International Journal of Parallel Programming"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-018-1422-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-018-1422-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-018-1422-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,20]],"date-time":"2020-05-20T17:32:19Z","timestamp":1589995939000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-018-1422-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":29,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2019,1]]}},"alternative-id":["1422"],"URL":"https:\/\/doi.org\/10.1007\/s11265-018-1422-3","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2019,1]]},"assertion":[{"value":"30 January 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 October 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 November 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 January 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}